Fast synchronization of measuring pulse generators

Purpose of research. The widespread use of precision pulse generators in electronic equipment testing systems requires ensuring accurate synchronization of the generated sequence with external events. This paper investigates a phase synchronization method for clock pulses by an external trigger pulse proposed by the authors. The method is based on storing the current position of the clock pulse edge in a multi-tap delay line using switch-controlling flip-flops that determine the delay value of the clock sequence. A key feature of the method is the rapid locking of subsequent changes in the flip-flops' states by a feedback signal. The paper evaluates the degree of influence that the delay variation of flip-flops and locking logic has on the synchronization time and phase-locking accuracy. Methods. The assessment of the factors' influence was conducted through computer simulation of the device's logical structure and experimental validation of the proposed solution on a prototype. Results. It is shown that the proposed method for latching the clock sequence pulse edge closest to the sync pulse at one of the multi-tap delay line outputs, combined with an asynchronous circuit for blocking subsequent state changes of J-K flip-flops, eliminates additional synchronization circuits and their delays. This reduces the synchronization time and contributes to increasing the maximum repetition frequency of external trigger pulses. At the same time, the jitter of the first clock pulse of the synchronized sequence is determined by the delay of a single section of the multi-tap delay line, which in the limiting case is restricted only by the flip-flop delay variation during a synchronous reset and the propagation delay variation of the switch. Conclusion. The proposed solution enhances the external-trigger operating frequency and phase-locking accuracy without requiring high-speed components. Thus, it can be recommended for new precision pulse generator designs.

Authors

Publication Details

Journal
Proceedings of the Southwest State University Series IT Management Computer Science Computer Engineering Medical Equipment Engineering
Published
2026-11-08
DOI
https://doi.org/10.21869/2223-1536-2026-16-3-136-149
Primary Topic
Advancements in PLL and VCO Technologies
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
NOV
article

Fast synchronization of measuring pulse generators

Oleg G. Bondar, Брежнева Екатерина Олеговна, M. A. Medvedev, A. A. Evdokimov
Proceedings of the Southwest State University Series IT Management Computer Science Computer Engineering Medical Equipment Engineering
Advancements in PLL and VCO Technologies
article

Fast synchronization of measuring pulse generators

Oleg G. Bondar, Брежнева Екатерина Олеговна, M. A. Medvedev, A. A. Evdokimov
article en

Abstract

Purpose of research. The widespread use of precision pulse generators in electronic equipment testing systems requires ensuring accurate synchronization of the generated sequence with external events. This paper investigates a phase synchronization method for clock pulses by an external trigger pulse proposed by the authors. The method is based on storing the current position of the clock pulse edge in a multi-tap delay line using switch-controlling flip-flops that determine the delay value of the clock sequence. A key feature of the method is the rapid locking of subsequent changes in the flip-flops' states by a feedback signal. The paper evaluates the degree of influence that the delay variation of flip-flops and locking logic has on the synchronization time and phase-locking accuracy. Methods. The assessment of the factors' influence was conducted through computer simulation of the device's logical structure and experimental validation of the proposed solution on a prototype. Results. It is shown that the proposed method for latching the clock sequence pulse edge closest to the sync pulse at one of the multi-tap delay line outputs, combined with an asynchronous circuit for blocking subsequent state changes of J-K flip-flops, eliminates additional synchronization circuits and their delays. This reduces the synchronization time and contributes to increasing the maximum repetition frequency of external trigger pulses. At the same time, the jitter of the first clock pulse of the synchronized sequence is determined by the delay of a single section of the multi-tap delay line, which in the limiting case is restricted only by the flip-flop delay variation during a synchronous reset and the propagation delay variation of the switch. Conclusion. The proposed solution enhances the external-trigger operating frequency and phase-locking accuracy without requiring high-speed components. Thus, it can be recommended for new precision pulse generator designs.

Proceedings of the Southwest State University Series IT Management Computer Science Computer Engineering Medical Equipment EngineeringVol. 16(3)
Advancements in PLL and VCO Technologies
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Laika access coming soon