From Poisson Analysis to Padé Approximation: An Electrostatic Saturation Current Correction Factor for MOSFETs Under Minimized Secondary Effects

The classical one-dimensional long-channel equation for a MOSFET’s drain current can show very noticeable errors when applied to nanoscale devices, reaching a peak percentage error of 31.78% at a channel length of 50 nm. This paper investigates the discrepancy between the classical long channel equation and technology computer aided design (TCAD) simulations in the saturation region over a range of channel lengths and oxide thicknesses. As device dimensions vary, the threshold voltage rolls off. To counter this effect, the overdrive voltage was kept at a value of 0.436 V through the use of a TCAD simulation algorithm that continuously adjusted the gate bias. This approach helped to control variations in overdrive voltage, which usually resulted from threshold voltage roll-off, and, in turn, helped to facilitate the investigation of geometry dependent discrepancies. A very high saturation velocity was used to reduce the influence of carrier velocity saturation on the simulated drain current, allowing geometry dependent electrostatic deviations between the classical model and TCAD simulated drain current to be investigated with reduced interference from this transport limitation. A dimensionless correction factor which multiplies the drain current directly is developed from a quasi-static Poisson equation and represented using a Padé [4/4] approximation, with its coefficient calibrated against the TCAD result. This new correction factor greatly reduces the percentage error across every channel length. The resulting expression for the correction factor is pole free and avoids singularities for any device dimension.

Authors

Institutions

Publication Details

Published
2026-11-02
DOI
https://doi.org/10.31224/8691
Primary Topic
Advancements in Semiconductor Devices and Circuit Design
Type
preprint
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
preprint

From Poisson Analysis to Padé Approximation: An Electrostatic Saturation Current Correction Factor for MOSFETs Under Minimized Secondary Effects

Emmanuel Nwoke, Emmanuel Aghanya
Advancements in Semiconductor Devices and Circuit Design
preprint

From Poisson Analysis to Padé Approximation: An Electrostatic Saturation Current Correction Factor for MOSFETs Under Minimized Secondary Effects

Emmanuel Nwoke, Emmanuel Aghanya
preprint en

Abstract

The classical one-dimensional long-channel equation for a MOSFET’s drain current can show very noticeable errors when applied to nanoscale devices, reaching a peak percentage error of 31.78% at a channel length of 50 nm. This paper investigates the discrepancy between the classical long channel equation and technology computer aided design (TCAD) simulations in the saturation region over a range of channel lengths and oxide thicknesses. As device dimensions vary, the threshold voltage rolls off. To counter this effect, the overdrive voltage was kept at a value of 0.436 V through the use of a TCAD simulation algorithm that continuously adjusted the gate bias. This approach helped to control variations in overdrive voltage, which usually resulted from threshold voltage roll-off, and, in turn, helped to facilitate the investigation of geometry dependent discrepancies. A very high saturation velocity was used to reduce the influence of carrier velocity saturation on the simulated drain current, allowing geometry dependent electrostatic deviations between the classical model and TCAD simulated drain current to be investigated with reduced interference from this transport limitation. A dimensionless correction factor which multiplies the drain current directly is developed from a quasi-static Poisson equation and represented using a Padé [4/4] approximation, with its coefficient calibrated against the TCAD result. This new correction factor greatly reduces the percentage error across every channel length. The resulting expression for the correction factor is pole free and avoids singularities for any device dimension.

University of Lagos (NG)
Advancements in Semiconductor Devices and Circuit Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Laika access coming soon