Hardware Security in Vlsi Systems: A Review of Threats, Countermeasures and Trust Across The Integrated Circuit Life Cycle

Integrated circuits are now designed, fabricated, tested and packaged by many different organisations spread across the world. This distributed supply chain lowers cost but also creates opportunities for an untrusted party to insert malicious logic, copy intellectual property, overbuild chips, recycle used parts as new, or extract secret keys from a working device. Hardware security in VLSI studies these threats and the design techniques that defend against them. This review classifies the threats by the life-cycle stage at which they arise and by the asset they target, and then surveys the main families of countermeasures: hardware Trojan detection, logic locking and obfuscation, split manufacturing, physical unclonable functions, side-channel and fault-injection resistance, and secure boot built on a hardware root of trust. For each family the operating principle, representative studies and known weaknesses are discussed. A life-cycle security architecture is then presented that maps each protection to the stage of design, fabrication, test and field deployment where it applies. The comparison shows that no single technique secures a chip, and that defence in depth across the life cycle is required. Open problems such as attacks on logic locking, the reliability of PUF responses and the cost of security verification are identified as directions for further work.

Authors

Publication Details

Journal
Zenodo (CERN European Organization for Nuclear Research)
Published
2026-11-02
DOI
https://doi.org/10.5281/zenodo.23882229
Primary Topic
Physical Unclonable Functions (PUFs) and Hardware Security
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Hardware Security in Vlsi Systems: A Review of Threats, Countermeasures and Trust Across The Integrated Circuit Life Cycle

Dr. V. M. Dhede, Prof. M. S. Nalawade, Prof. S. S. Lohote, Patwari Kavyanjali Pramod et al.
Zenodo (CERN European Organization for Nuclear Research)
Physical Unclonable Functions (PUFs) and Hardware Security
article

Hardware Security in Vlsi Systems: A Review of Threats, Countermeasures and Trust Across The Integrated Circuit Life Cycle

Dr. V. M. Dhede, Prof. M. S. Nalawade, Prof. S. S. Lohote, Patwari Kavyanjali Pramod, Kamble Akanksha Laxman, Sarjine Saniya Janardan
article en

Abstract

Integrated circuits are now designed, fabricated, tested and packaged by many different organisations spread across the world. This distributed supply chain lowers cost but also creates opportunities for an untrusted party to insert malicious logic, copy intellectual property, overbuild chips, recycle used parts as new, or extract secret keys from a working device. Hardware security in VLSI studies these threats and the design techniques that defend against them. This review classifies the threats by the life-cycle stage at which they arise and by the asset they target, and then surveys the main families of countermeasures: hardware Trojan detection, logic locking and obfuscation, split manufacturing, physical unclonable functions, side-channel and fault-injection resistance, and secure boot built on a hardware root of trust. For each family the operating principle, representative studies and known weaknesses are discussed. A life-cycle security architecture is then presented that maps each protection to the stage of design, fabrication, test and field deployment where it applies. The comparison shows that no single technique secures a chip, and that defence in depth across the life cycle is required. Open problems such as attacks on logic locking, the reliability of PUF responses and the cost of security verification are identified as directions for further work.

Zenodo (CERN European Organization for Nuclear Research)
Openalex Percentile: Top 12%
Physical Unclonable Functions (PUFs) and Hardware Security
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Laika access coming soon