HaVen-Agent: Enhancing Hallucination-Mitigated Verilog Code Generation Aligned with HDL Engineers through Code Repair and Multi-Agent Orchestration
Recently, the use of large language models (LLMs) for Verilog code generation has attracted great research interest to enable hardware design automation. However, previous works have shown a gap between the ability of LLMs and the practical demands of hardware description language (HDL) engineering. This gap includes differences in how engineers phrase questions and hallucinations in the generated code. To address these challenges, we introduce HaVen , a novel LLM framework designed to mitigate hallucinations and align Verilog code generation with the practices of HDL engineers. HaVen tackles hallucination issues by proposing a comprehensive taxonomy and employing a chain-of-thought (CoT) mechanism to translate symbolic modalities ( e .g. truth tables, state diagrams, e tc.) into accurate natural language descriptions. Furthermore, HaVen bridges this gap by using a data augmentation strategy, synthesizing high-quality instruction-code pairs that match real HDL engineering practices. Building upon HaVen , we develop HaVen -R, a reasoning-augmented extension fine-tuned with a Rejection Sampling Fine-Tuning (RFT) Dataset and a Reasoning Dataset, enabling Chain-of-Thought (CoT) guided self-reflection to iteratively repair Verilog code. We further introduce HaVen -Agent, a multi-agent system that orchestrates a Planner Agent (GPT-4o), a Coder Agent ( HaVen -R), and a Verifier Agent for iterative code repair. Our experiments demonstrate that HaVen -Agent significantly improves the correctness of Verilog code generation, outperforming state-of-the-art methods on VerilogEval and RTLLM benchmarks. Additional evaluations include a 400-case multi-generator repair study, component and iteration ablations, CVDP, end-to-end cost and latency analysis, and protocol-aware comparisons with recent feedback, agentic, and reasoning-augmented methods. HaVen is publicly available at https://github.com/Intelligent-Computing-Research-Group/HaVen.
Authors
- Zhezhi He (ORCID: https://orcid.org/0000-0002-6357-236X)
- Chen Nie (ORCID: https://orcid.org/0000-0002-8811-156X)
- Pengju Liu (ORCID: https://orcid.org/0009-0008-0065-5273)
- Mengnan Qi (ORCID: https://orcid.org/0009-0009-0790-2123)
- Xuhong Zhang (ORCID: https://orcid.org/0000-0002-8571-9780)
- Yiyao Yang (ORCID: https://orcid.org/0009-0001-2011-6030)
- Fu Teng (ORCID: https://orcid.org/0009-0006-2789-3736)
- Cheng Zou (ORCID: https://orcid.org/0009-0006-4739-351X)
- Shuo Yang (ORCID: https://orcid.org/0009-0004-6513-0954)
- Ruitong An (ORCID: https://orcid.org/0009-0005-9648-5579)
Institutions
- Shanghai Jiao Tong University (CN)
- Shanghai Artificial Intelligence Laboratory (CN)
- Zhejiang University (CN)
Publication Details
- Journal
- ACM Transactions on Design Automation of Electronic Systems
- Published
- 2026-10-28
- DOI
- https://doi.org/10.1145/3856825
- Primary Topic
- Embedded Systems Design Techniques
- Type
- article
- Field-Weighted Citation Impact
- 0.00