X-ray photoelectron spectroscopy study of gate/ferroelectric interface chemistry in metal–ferroelectric–insulator–semiconductor stacks

Front-end-of-the-line thermal budgets used for complementary metal oxide semiconductor integration can strongly modify the gate/ferroelectric interface in metal–ferroelectric–insulator–semiconductor (MFIS) ferroelectric field-effect transistor (FeFET) stacks, yet the coupled evolution of interfacial chemistry, defect distribution, and band alignment remains difficult to access because the ferroelectric is buried under a metal gate. Here, we use x-ray photoelectron spectroscopy (XPS) combined with controlled, low-energy Ar+ thinning of the TiN gate to probe the near-gate region of the ferroelectric while avoiding sputter-induced artifacts. We show that FEoL annealing drives oxygen scavenging by TiN, producing a graded TiN/TiOxNy interfacial region. Angle-resolved XPS reveals a pronounced depth profile in oxygen vacancy (VO) concentration near the interface, with systematically higher VO at shallower probing depths. Increasing the anneal temperature from 750 to 1000 °C enhances the VO concentration across the probed depth range. Concomitantly, the Hf 4f core level exhibits an angle-independent shift of ∼0.25 eV toward higher binding energy after annealing at 1000°C, evidencing an anneal-induced modification of the local electrostatic potential. These results identify FEoL processing as a direct lever on defect redistribution and electrostatics at the TiN/ferroelectric interface, with implications for MFIS FeFET integration and reliability.

Authors

Institutions

Publication Details

Journal
Journal of Applied Physics
Published
2026-09-10
DOI
https://doi.org/10.1063/5.0336395
Primary Topic
Ferroelectric and Negative Capacitance Devices
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
article

X-ray photoelectron spectroscopy study of gate/ferroelectric interface chemistry in metal–ferroelectric–insulator–semiconductor stacks

David Cooper, C. Lubin, M. Gros‐Jean, Lucía Pérez Ramírez et al.
Journal of Applied Physics
Ferroelectric and Negative Capacitance Devices
article

X-ray photoelectron spectroscopy study of gate/ferroelectric interface chemistry in metal–ferroelectric–insulator–semiconductor stacks

David Cooper, C. Lubin, M. Gros‐Jean, Lucía Pérez Ramírez, N. Barrett, R. Beneyton, Tom Iung, I. Bottala-Gambetta
article en

Abstract

Front-end-of-the-line thermal budgets used for complementary metal oxide semiconductor integration can strongly modify the gate/ferroelectric interface in metal–ferroelectric–insulator–semiconductor (MFIS) ferroelectric field-effect transistor (FeFET) stacks, yet the coupled evolution of interfacial chemistry, defect distribution, and band alignment remains difficult to access because the ferroelectric is buried under a metal gate. Here, we use x-ray photoelectron spectroscopy (XPS) combined with controlled, low-energy Ar+ thinning of the TiN gate to probe the near-gate region of the ferroelectric while avoiding sputter-induced artifacts. We show that FEoL annealing drives oxygen scavenging by TiN, producing a graded TiN/TiOxNy interfacial region. Angle-resolved XPS reveals a pronounced depth profile in oxygen vacancy (VO) concentration near the interface, with systematically higher VO at shallower probing depths. Increasing the anneal temperature from 750 to 1000 °C enhances the VO concentration across the probed depth range. Concomitantly, the Hf 4f core level exhibits an angle-independent shift of ∼0.25 eV toward higher binding energy after annealing at 1000°C, evidencing an anneal-induced modification of the local electrostatic potential. These results identify FEoL processing as a direct lever on defect redistribution and electrostatics at the TiN/ferroelectric interface, with implications for MFIS FeFET integration and reliability.

Journal of Applied PhysicsVol. 140(10)
Centre National de la Recherche Scientifique (FR), Commissariat à l'Énergie Atomique et aux Énergies Alternatives (FR), Université Paris-Saclay (FR), CEA Grenoble (FR), CEA Paris-Saclay (FR), STMicroelectronics (United Kingdom) (GB), Université Grenoble Alpes (FR)
Openalex Percentile: Top 20%
Ferroelectric and Negative Capacitance Devices
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.