Optimization of 28 nm FDSOI CMOS Inverter Design Using Deep Learning Algorithm

The Complementary Metal Oxide Semiconductor (CMOS) inverter is a fundamental digital circuit in the semiconductor industry due to its low power consumption and high-speed performance. Especially, fully depleted silicon-on-insulator (FDSOI) devices provide significant advantages in low power consumption and process simplicity. To optimize this CMOS inverter for various environments, Technology Computer Aided Design (TCAD) simulation is utilized since multiple factors need to be considered. However, optimization of numerous factors is inefficient due to its repeatability and restricted computing resources. In this work, a novel approach to CMOS inverter optimization is proposed applying the Deep Learning (DL) algorithm which consists of neural network for an efficiency. To optimize the DL model for CMOS inverter data, we iteratively refined the model based on metrics such as Mean Squared Error (MSE), Mean Absolute Error (MAE), etc. As a result, we obtain a model with a low error rate while avoiding overfitting. Using this optimized DL model, we perform the optimization process and identify an optimal point where delay time is improved by 69.4% and power loss by 71.4% compared to the reference device.

Authors

Publication Details

Journal
JSTS Journal of Semiconductor Technology and Science
Published
2026-08-25
DOI
https://doi.org/10.5573/jsts.2026.26.4.249
Primary Topic
Low-power high-performance VLSI design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Optimization of 28 nm FDSOI CMOS Inverter Design Using Deep Learning Algorithm

Tae Young Yoon, Yongyoon Choi, Jun Seok Lee, Kang Hee Lee et al.
JSTS Journal of Semiconductor Technology and Science
Low-power high-performance VLSI design
article

Optimization of 28 nm FDSOI CMOS Inverter Design Using Deep Learning Algorithm

Tae Young Yoon, Yongyoon Choi, Jun Seok Lee, Kang Hee Lee, Mincheol Kim, Jang Hyun Kim
article en

Abstract

The Complementary Metal Oxide Semiconductor (CMOS) inverter is a fundamental digital circuit in the semiconductor industry due to its low power consumption and high-speed performance. Especially, fully depleted silicon-on-insulator (FDSOI) devices provide significant advantages in low power consumption and process simplicity. To optimize this CMOS inverter for various environments, Technology Computer Aided Design (TCAD) simulation is utilized since multiple factors need to be considered. However, optimization of numerous factors is inefficient due to its repeatability and restricted computing resources. In this work, a novel approach to CMOS inverter optimization is proposed applying the Deep Learning (DL) algorithm which consists of neural network for an efficiency. To optimize the DL model for CMOS inverter data, we iteratively refined the model based on metrics such as Mean Squared Error (MSE), Mean Absolute Error (MAE), etc. As a result, we obtain a model with a low error rate while avoiding overfitting. Using this optimized DL model, we perform the optimization process and identify an optimal point where delay time is improved by 69.4% and power loss by 71.4% compared to the reference device.

JSTS Journal of Semiconductor Technology and ScienceVol. 26(4)
Industry, innovation and infrastructure
Openalex Percentile: Top 19%
Low-power high-performance VLSI design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.