Low-Power Noise-Tolerant Domino Logic Design Using 7-nm FinFET Technology
Explore the article titled Low-Power Noise-Tolerant Domino Logic Design Using 7-nm FinFET Technology from IJIRT Volume 13, Issue 2. This study evaluates the effectiveness of teaching programs on waste management knowledge among women.
Authors
- Suroju Sai Santhosh Kumar
- Udutha Saritha
Publication Details
- Journal
- International Journal of Innovative Research in Technology
- Published
- 2026-07-24
- DOI
- https://doi.org/10.64643/ijirtv13i2-207126-459
- Primary Topic
- Low-power high-performance VLSI design
- Type
- article
- Field-Weighted Citation Impact
- 0.00