TetraNet: Power-of-Two Quaternary Weights for Small Decoder-Only Language Models

Ternary language models offer an attractive, multiply-free representation for efficient infer-ence, but inherently leave a portion of a standard two-bit hardware register unutilized. Westudy whether this unused state can be reclaimed to improve model capacity without sacrificingarithmetic efficiency. TetraNet introduces a symmetric quaternary weight grid {−1, −c, c, 1}.By restricting the intermediate states to powers of two (c ∈ {1/4, 1/2}), the core dot productcan be evaluated using only signed integer additions and bit-shifts, entirely bypassing hardwaremultipliers. In a controlled pilot study using ∼10M-parameter decoders trained on TinyStories,both quaternary variants consistently improve validation perplexity over a matched ternarybaseline. Furthermore, analytical hardware modeling indicates that TetraNet achieves totalenergy efficiency comparable to idealized ternary networks. By fully saturating the two-bitmemory bandwidth, the model yields an approximate 6× energy reduction over full-precisionarchitectures. We frame this work as an exploratory representation design point, demonstratingthe viability of shift-based quaternary networks prior to large-scale deployment.

Authors

Institutions

Publication Details

Journal
Zenodo (CERN European Organization for Nuclear Research)
Published
2026-07-17
DOI
https://doi.org/10.5281/zenodo.21414470
Primary Topic
Advanced Neural Network Applications
Type
preprint
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
preprint

TetraNet: Power-of-Two Quaternary Weights for Small Decoder-Only Language Models

Abhishek Shinde
Zenodo (CERN European Organization for Nuclear Research)
Advanced Neural Network Applications
preprint

TetraNet: Power-of-Two Quaternary Weights for Small Decoder-Only Language Models

Abhishek Shinde
preprint en

Abstract

Ternary language models offer an attractive, multiply-free representation for efficient infer-ence, but inherently leave a portion of a standard two-bit hardware register unutilized. Westudy whether this unused state can be reclaimed to improve model capacity without sacrificingarithmetic efficiency. TetraNet introduces a symmetric quaternary weight grid {−1, −c, c, 1}.By restricting the intermediate states to powers of two (c ∈ {1/4, 1/2}), the core dot productcan be evaluated using only signed integer additions and bit-shifts, entirely bypassing hardwaremultipliers. In a controlled pilot study using ∼10M-parameter decoders trained on TinyStories,both quaternary variants consistently improve validation perplexity over a matched ternarybaseline. Furthermore, analytical hardware modeling indicates that TetraNet achieves totalenergy efficiency comparable to idealized ternary networks. By fully saturating the two-bitmemory bandwidth, the model yields an approximate 6× energy reduction over full-precisionarchitectures. We frame this work as an exploratory representation design point, demonstratingthe viability of shift-based quaternary networks prior to large-scale deployment.

Zenodo (CERN European Organization for Nuclear Research)
People’s University (IN), University of the People (US)
Affordable and clean energy
Advanced Neural Network Applications
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

TetraNet: Power-of-Two Quaternary Weights for Small Decoder-Only Language Models — Abhishek Shinde · Zenodo (CERN European Organization for Nuclear Research) (2026) | TGRS Research Map | TGRS