Reconfigurable Logic-in-Memory Oxide Transistors Enabled by Transferable Ferroelectric HZO

High Resolution Image Download MS PowerPoint Slide Oxide semiconductors such as indium oxide (In 2 O 3 ) offer high-electron mobility and low-temperature processability, making them promising candidates for back-end-of-line (BEOL)-compatible logic-in-memory applications. However, direct deposition of high-κ ferroelectric dielectrics (Hf 0.5 Zr 0.5 O 2; HZO) on oxide channels typically degrades interfacial quality, leading to threshold voltage shifts and unstable polarization due to depolarization fields and defect states. In this work, we leverage advanced membrane transfer techniques to demonstrate a transferable ferroelectric HZO layer for interface-layer-free integration with In 2 O 3 . This approach forms a van der Waals-like junction, evidenced by an ∼0.8 nm interfacial gap, which avoids the chemical incompatibilities of conventional gate stack processing while preserving the pristine stoichiometry of the In 2 O 3 channel. The transferred HZO exhibits a dielectric constant of 26 and low leakage current (<10 –7 A cm –2 at 1 MV cm –1 ) while maintaining robust ferroelectric switching. Dual-gate ferroelectric In 2 O 3 transistors achieve a large memory window and stable endurance over 10 9 cycles. We further integrate these devices into reconfigurable inverter circuits that dynamically switch between NOR and NAND logic functions with tunable voltage transfer characteristics. The ferroelectric thin-film transfer process is fully compatible with silicon back-end-of-line thermal budgets and scalable to wafer-level integration, offering a viable route toward high-density, multifunctional logic-in-memory architectures.

Authors

Institutions

Publication Details

Journal
ACS Nano
Published
2026-06-30
DOI
https://doi.org/10.1021/acsnano.6c04397
Primary Topic
Ferroelectric and Negative Capacitance Devices
Type
article
Field-Weighted Citation Impact
0.00

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Reconfigurable Logic-in-Memory Oxide Transistors Enabled by Transferable Ferroelectric HZO

H M Lee, Yen‐Lin Huang, Der‐Hsien Lien, Chun‐Yao Huang et al.
ACS Nano
Ferroelectric and Negative Capacitance Devices
article

Reconfigurable Logic-in-Memory Oxide Transistors Enabled by Transferable Ferroelectric HZO

H M Lee, Yen‐Lin Huang, Der‐Hsien Lien, Chun‐Yao Huang, Jasreet Kaur, Jan‐Chi Yang, C.J. Hsu, Bo‐Cia Chen, Chien-Ting Wu, Yung-Chi Su
article en

Abstract

High Resolution Image Download MS PowerPoint Slide Oxide semiconductors such as indium oxide (In 2 O 3 ) offer high-electron mobility and low-temperature processability, making them promising candidates for back-end-of-line (BEOL)-compatible logic-in-memory applications. However, direct deposition of high-κ ferroelectric dielectrics (Hf 0.5 Zr 0.5 O 2; HZO) on oxide channels typically degrades interfacial quality, leading to threshold voltage shifts and unstable polarization due to depolarization fields and defect states. In this work, we leverage advanced membrane transfer techniques to demonstrate a transferable ferroelectric HZO layer for interface-layer-free integration with In 2 O 3 . This approach forms a van der Waals-like junction, evidenced by an ∼0.8 nm interfacial gap, which avoids the chemical incompatibilities of conventional gate stack processing while preserving the pristine stoichiometry of the In 2 O 3 channel. The transferred HZO exhibits a dielectric constant of 26 and low leakage current (<10 –7 A cm –2 at 1 MV cm –1 ) while maintaining robust ferroelectric switching. Dual-gate ferroelectric In 2 O 3 transistors achieve a large memory window and stable endurance over 10 9 cycles. We further integrate these devices into reconfigurable inverter circuits that dynamically switch between NOR and NAND logic functions with tunable voltage transfer characteristics. The ferroelectric thin-film transfer process is fully compatible with silicon back-end-of-line thermal budgets and scalable to wafer-level integration, offering a viable route toward high-density, multifunctional logic-in-memory architectures.

ACS Nano
National Yang Ming Chiao Tung University (TW), Taiwan Semiconductor Manufacturing Company (Taiwan) (TW), National Cheng Kung University (TW)
Taiwan Semiconductor Manufacturing Company, National Science and Technology Council
Affordable and clean energy
Openalex Percentile: Top 12%
Ferroelectric and Negative Capacitance Devices
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.