Comprehensive Stability‐Criterion Analysis for Generic Type‐II All‐Digital Phase‐Locked Loops

ABSTRACT A linear time‐variant analysis method for the type‐II all‐digital phase‐locked loop (ADPLL) is proposed to provide a precise frequency response analysis in this paper. From this analysis, a universal stability criterion for ADPLL is established, and the relationship between the maximum phase margin and loop bandwidth is revealed. The analysis indicates that one half of the reference frequency is the zero‐PM upper limit of the unit‐gain bandwidth, whereas practical ADPLL designs with a positive PM must operate below this limit. The proposed theory is verified through extensive simulations and can provide an important guide for the design and optimization of various ADPLL schemes.

Authors

Institutions

Publication Details

Journal
International Journal of Circuit Theory and Applications
Published
2026-06-12
DOI
https://doi.org/10.1002/cta.70522
Primary Topic
Advancements in PLL and VCO Technologies
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Comprehensive Stability‐Criterion Analysis for Generic Type‐II All‐Digital Phase‐Locked Loops

Hailong Jiao, Yong Chen, Tianyi Sun
International Journal of Circuit Theory and Applications
Advancements in PLL and VCO Technologies
article

Comprehensive Stability‐Criterion Analysis for Generic Type‐II All‐Digital Phase‐Locked Loops

Hailong Jiao, Yong Chen, Tianyi Sun
article en

Abstract

ABSTRACT A linear time‐variant analysis method for the type‐II all‐digital phase‐locked loop (ADPLL) is proposed to provide a precise frequency response analysis in this paper. From this analysis, a universal stability criterion for ADPLL is established, and the relationship between the maximum phase margin and loop bandwidth is revealed. The analysis indicates that one half of the reference frequency is the zero‐PM upper limit of the unit‐gain bandwidth, whereas practical ADPLL designs with a positive PM must operate below this limit. The proposed theory is verified through extensive simulations and can provide an important guide for the design and optimization of various ADPLL schemes.

International Journal of Circuit Theory and Applications
Peking University Shenzhen Hospital (CN), Space Engineering University (CN), Tsinghua University (CN)
Openalex Percentile: Top 9%
Advancements in PLL and VCO Technologies
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Comprehensive Stability‐Criterion Analysis for Generic Type‐II All‐Digital Phase‐Locked Loops — Hailong Jiao, Yong Chen, et al. · International Journal of Circuit Theory and Applications (2026) | TGRS Research Map | TGRS