Accelerating EDHOC and OSCORE for Resource-Constrained RISC-V Systems
The Internet of Things increasingly relies on EDHOC (Ephemeral Diffie–Hellman Over COSE, RFC 9528) and OSCORE (Object Security for Constrained RESTful Environments, RFC 8613) for lightweight authenticated key exchange and application-layer security. On resource-constrained devices, however, the computational cost of these protocols remains prohibitive in software: a complete EDHOC handshake requires hundreds of milliseconds to several seconds on typical embedded processors. Prior evaluations of EDHOC and OSCORE focus almost exclusively on ARM Cortex-M platforms; to the best of our knowledge, no dedicated evaluation or hardware acceleration study exists for RISC-V. This paper presents the first performance characterization of EDHOC and OSCORE on a RISC-V platform. It introduces a hardware accelerator integrated as a memory-mapped peripheral within a Rocket RV32IMAC SoC. The accelerator offloads the complete EDHOC Method 3 handshake, encompassing X25519 scalar multiplication, HMAC-SHA-256 key derivation, AES-CCM-16-64-128 authenticated encryption, and all protocol state management and message construction within a single hardware boundary; OSCORE per-packet AEAD is accelerated through a dedicated post-handshake interface using the same core. By moving the entire handshake execution to dedicated hardware, the accelerator eliminates the residual overhead that remains in software, regardless of whether individual cryptographic primitives are offloaded. Implemented on a Xilinx Arty A7-100T FPGA, the design consumes 10,597 Slice LUTs, 10,421 Slice Registers, and 15 DSP slices. The accelerator completes the EDHOC handshake in 6.64 ms and 4.52 ms for the Initiator and Responder, respectively, achieving 58× and 85× speedups over the optimized Monocypher software baseline on the same platform, and delivers 37× to 56× speedups for OSCORE per-packet AEAD acceleration across payload sizes from 10 to 1000 bytes. The host firmware footprint is reduced from over 25 KB to 3.6 KB for EDHOC-only and to 5.2 KB for the combined EDHOC and OSCORE stack.
Authors
- Khai-Duy Nguyen (ORCID: https://orcid.org/0000-0003-3623-5250)
- Duc-Hung Le (ORCID: https://orcid.org/0000-0003-3227-9117)
- Cong-Kha Pham (ORCID: https://orcid.org/0000-0001-5255-4919)
Institutions
- Vietnam National University Ho Chi Minh City (VN)
- University of Electro-Communications (JP)
- Ho Chi Minh City University of Science (VN)
Publication Details
- Journal
- Electronics
- Published
- 2026-05-22
- DOI
- https://doi.org/10.3390/electronics15112256
- Primary Topic
- Cryptographic Implementations and Security
- Type
- article
- Field-Weighted Citation Impact
- 0.00