Low Power Bus Encoding Schemes to Minimization of Crosstalk in Vlsi Interconnects
Data integrity is becoming more challenging task as the technology changes scales down in the direction of Deep Sub Micron (DSM) technology. Interconnects architecture design are now measured the bottleneck in the design of Integrated Circuits. In the DSM technology, a coupling capacitance between interconnects is the foremost factor in the total wire capacitance. The combination effect (capacitance formation) dominates the utilization of energy in the run-instant on chip bus. Bus Encoding is the most commonly used technique to change the data pattern before sending data on the bus it reduces the coupling effect on the bus then cuts the power dissipation. The proposed encoding method is the condition based temporal transition data encoding technique, i.e., upper bit inversion, lower bit inversion, upper-lower bit inversion. By using this encoding techniques, it saves the power and reduces the delay.
Authors
- N. Chintaiah
- G. Umamaheswara Reddy
Publication Details
- Journal
- International Journal of Engineering & Technology
- Published
- 2026-04-20
- DOI
- https://doi.org/10.14419/ijet.v7i3.29.21396
- Primary Topic
- Low-power high-performance VLSI design
- Type
- article
- Field-Weighted Citation Impact
- 0.00