Study of Gate Leakage Current and Failure Mechanism for Schottky-Type p-GaN Gate of GaN HEMTs

In this work, a novel understanding of the main failure mechanism of a Schottky p-GaN gate AlGaN/GaN HEMT subject to forward gate stress is reported. First an experimental characterization of the gate leakage current (IGSS) at different temperatures is reported. Then, Technology Computer Aided Design (TCAD) simulations are used to reproduce the experimental IGSS thanks to the impact ionization model, also at different temperatures. Simulation results underline how the stressed regions for the Device Under Test (DUT) at high gate biases are the Schottky/p-GaN interface, the p-GaN/AlGaN barrier interface, and p-GaN sidewalls. Moreover, Time Dependent Gate Breakdown (TDGB) measurements were done, and the TEM analysis on the failed device showed the lattice crystal damage located at the p-GaN/AlGaN interface, in accordance with TCAD simulations’ current density distribution at high voltage gate stress.

Authors

Institutions

Publication Details

Journal
Electronics
Published
2026-04-17
DOI
https://doi.org/10.3390/electronics15081698
Primary Topic
GaN-based semiconductor devices and materials
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Study of Gate Leakage Current and Failure Mechanism for Schottky-Type p-GaN Gate of GaN HEMTs

Viviana Fezzi, Marcello Cioni, Alessandro Chini, Maria Eloisa Castagna et al.
Electronics
GaN-based semiconductor devices and materials
article

Study of Gate Leakage Current and Failure Mechanism for Schottky-Type p-GaN Gate of GaN HEMTs

Viviana Fezzi, Marcello Cioni, Alessandro Chini, Maria Eloisa Castagna, Maurizio Moschetti, Giovanni Giorgino, Cristina Miccoli, Giansalvo Pizzo, Ferdinando Iucolano, Alberto Millefanti, Alessio Pirani, Giacomo Cappellini
article en

Abstract

In this work, a novel understanding of the main failure mechanism of a Schottky p-GaN gate AlGaN/GaN HEMT subject to forward gate stress is reported. First an experimental characterization of the gate leakage current (IGSS) at different temperatures is reported. Then, Technology Computer Aided Design (TCAD) simulations are used to reproduce the experimental IGSS thanks to the impact ionization model, also at different temperatures. Simulation results underline how the stressed regions for the Device Under Test (DUT) at high gate biases are the Schottky/p-GaN interface, the p-GaN/AlGaN barrier interface, and p-GaN sidewalls. Moreover, Time Dependent Gate Breakdown (TDGB) measurements were done, and the TEM analysis on the failed device showed the lattice crystal damage located at the p-GaN/AlGaN interface, in accordance with TCAD simulations’ current density distribution at high voltage gate stress.

ElectronicsVol. 15(8)
University of Modena and Reggio Emilia (IT), STMicroelectronics (Italy) (IT), Ferrari (Italy) (IT)
Openalex Percentile: Top 17%
GaN-based semiconductor devices and materials
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.