VHMP: A High-efficacy and Parallel Processing Approach for CGRCA Supporting Virtual Heterogeneous Multi-core and Intra-core Multitask Pipeline

The performance enhancements of coarse-grain reconfigurable cryptographic arrays (CGRCAs) through technology upgrades and increasing chip size are approaching limits. Enhancing parallel processing capabilities can relieve the computational burden on CGRCA in high-density computing scenarios. Specifically, a novel parallel processing approach is introduced in this paper, named virtual heterogeneous multi-core pipelining (VHMP). VHMP supports virtual heterogeneous multi-core and intra-core multitask pipelining. Informed by hardware virtualization principles and analysis of CGRCA architectures, VHMP constructs virtual computing cores (VCCs) on CGRCA using multi-launch pipelines and implements multitask interleave pipelines within each VCC, enabling parallel processing at pipeline, task, and instruction levels. Furthermore, a hierarchical control mechanism is embedded within VHMP, integrating virtual computing path level and task-level management. This control mechanism allows diverse cryptographic algorithms to run concurrently without being bound to specific types or modes. Finally, applying VHMP to a 32 × 4 CGRCA, 32 heterogeneous VCCs are instantiated, with each core handling up to 16 interleaved tasks. Compared to treating CGRCA as a homogeneous multi-core processor, the VHMP approach achieves an average acceleration of 4.33 × (up to 6.34 ×) with quadrupled instruction execution capability. Additionally, the control mechanism reduces context volume to 18.7% and boosts configuration speed by 3 ×. Compared with related architectures, VHMP improves CGRCA throughput by an average of 5.3 ×.

Authors

Institutions

Publication Details

Journal
ACM Transactions on Design Automation of Electronic Systems
Published
2026-04-13
DOI
https://doi.org/10.1145/3809134
Primary Topic
Embedded Systems Design Techniques
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

VHMP: A High-efficacy and Parallel Processing Approach for CGRCA Supporting Virtual Heterogeneous Multi-core and Intra-core Multitask Pipeline

Yanjiang Liu, Danping Jiang, Zibin Dai, Zhaoxu Zhou et al.
ACM Transactions on Design Automation of Electronic Systems
Embedded Systems Design Techniques
article

VHMP: A High-efficacy and Parallel Processing Approach for CGRCA Supporting Virtual Heterogeneous Multi-core and Intra-core Multitask Pipeline

Yanjiang Liu, Danping Jiang, Zibin Dai, Zhaoxu Zhou, Xiaoyu SONG
article en

Abstract

The performance enhancements of coarse-grain reconfigurable cryptographic arrays (CGRCAs) through technology upgrades and increasing chip size are approaching limits. Enhancing parallel processing capabilities can relieve the computational burden on CGRCA in high-density computing scenarios. Specifically, a novel parallel processing approach is introduced in this paper, named virtual heterogeneous multi-core pipelining (VHMP). VHMP supports virtual heterogeneous multi-core and intra-core multitask pipelining. Informed by hardware virtualization principles and analysis of CGRCA architectures, VHMP constructs virtual computing cores (VCCs) on CGRCA using multi-launch pipelines and implements multitask interleave pipelines within each VCC, enabling parallel processing at pipeline, task, and instruction levels. Furthermore, a hierarchical control mechanism is embedded within VHMP, integrating virtual computing path level and task-level management. This control mechanism allows diverse cryptographic algorithms to run concurrently without being bound to specific types or modes. Finally, applying VHMP to a 32 × 4 CGRCA, 32 heterogeneous VCCs are instantiated, with each core handling up to 16 interleaved tasks. Compared to treating CGRCA as a homogeneous multi-core processor, the VHMP approach achieves an average acceleration of 4.33 × (up to 6.34 ×) with quadrupled instruction execution capability. Additionally, the control mechanism reduces context volume to 18.7% and boosts configuration speed by 3 ×. Compared with related architectures, VHMP improves CGRCA throughput by an average of 5.3 ×.

ACM Transactions on Design Automation of Electronic Systems
PLA Information Engineering University (CN), State Key Laboratory of Cryptology (CN)
Openalex Percentile: Top 18%
Embedded Systems Design Techniques
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

VHMP: A High-efficacy and Parallel Processing Approach for CGRCA Supporting Virtual Heterogeneous Multi-core and Intra-core Multitask Pipeline — Yanjiang Liu, Danping Jiang, et al. · ACM Transactions on Design Automation of Electronic Systems (2026) | TGRS Research Map | TGRS