A Compact On-Chip Ka-Band Bandpass Filter Using Folded Crossed Interdigital Coupling Structure

This paper proposes a millimeter-wave miniature on-chip bandpass filter (BPF) implemented using a 0.18 μm CMOS process. To address the issues of insufficient coupling capability, limited control of transmission zeros, and excessive chip area in traditional on-chip filters, a folded cross-interdigital coupling structure is proposed to enhance coupling efficiency and reduce size. The design incorporates metal–insulator–metal (MIM) capacitors to increase the coupling capacitance between resonators without increasing the area, and utilizes a defected ground structure (DGS) to modify the current distribution at the ground plane, generating additional transmission zeros to improve selectivity. An LC equivalent circuit model was established and verified through full-wave electromagnetic simulation, and the design was validated through chip fabrication and on-wafer measurements. The measurement results show an insertion loss of 3.36 dB and a fractional bandwidth of 49.1% at 32 GHz, with two transmission zeros. The core dimensions are 0.25 mm × 0.18 mm. This design achieves a good balance between miniaturization, selectivity, and insertion loss, making it suitable for millimeter-wave SoC applications.

Authors

Institutions

Publication Details

Journal
Electronics
Published
2026-03-31
DOI
https://doi.org/10.3390/electronics15071455
Primary Topic
Microwave Engineering and Waveguides
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Compact On-Chip Ka-Band Bandpass Filter Using Folded Crossed Interdigital Coupling Structure

Bing-Ruei Chuang, Chia-Wei Lin
Electronics
Microwave Engineering and Waveguides
article

A Compact On-Chip Ka-Band Bandpass Filter Using Folded Crossed Interdigital Coupling Structure

Bing-Ruei Chuang, Chia-Wei Lin
article en

Abstract

This paper proposes a millimeter-wave miniature on-chip bandpass filter (BPF) implemented using a 0.18 μm CMOS process. To address the issues of insufficient coupling capability, limited control of transmission zeros, and excessive chip area in traditional on-chip filters, a folded cross-interdigital coupling structure is proposed to enhance coupling efficiency and reduce size. The design incorporates metal–insulator–metal (MIM) capacitors to increase the coupling capacitance between resonators without increasing the area, and utilizes a defected ground structure (DGS) to modify the current distribution at the ground plane, generating additional transmission zeros to improve selectivity. An LC equivalent circuit model was established and verified through full-wave electromagnetic simulation, and the design was validated through chip fabrication and on-wafer measurements. The measurement results show an insertion loss of 3.36 dB and a fractional bandwidth of 49.1% at 32 GHz, with two transmission zeros. The core dimensions are 0.25 mm × 0.18 mm. This design achieves a good balance between miniaturization, selectivity, and insertion loss, making it suitable for millimeter-wave SoC applications.

ElectronicsVol. 15(7)
National Taipei University of Technology (TW)
Affordable and clean energy
Openalex Percentile: Top 29%
Microwave Engineering and Waveguides
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.