Ultrasmooth Sub-Nanometer Chemical SiO <sub>2</sub> Surfaces and Enhanced Interface Characteristics via High-pH Fluoride Treatment for Si/HfO <sub>2</sub> MOS Devices

Interface engineering at the silicon/high-κ dielectric interface is a critical issue for achieving a superior electrical performance in Si-based MOS devices. The conventional HF-last process produces a hydrogen-terminated Si surface, which leads to complex interfacial reactions during ALD deposition and postannealing, resulting in the formation of silicide, silicate, and oxygen vacancies that degrade electrical performance. Here, we demonstrate an ultrasmooth, subnanometer (∼2 monolayers) chemical SiO<sub>2</sub> layer formed by a simple high-pH fluoride solution treatment following standard RCA cleaning. The tailored fluoride chemistry (NH<sub>4</sub>F/(NH<sub>4</sub>)<sub>2</sub>SO<sub>3</sub>/NH<sub>4</sub>OH) provides an ultralow, nonlinear, and self-limiting etching characteristics that effectively eliminate hillock-like surface features, yielding an atomically smooth SiO<sub>2</sub> surface (<i>R</i><sub>q</sub> = 0.06 nm). HfO<sub>2</sub> gate stacks fabricated on this surface exhibit markedly improved interfacial properties compared to the HF-last substrate without substantial compromise in equivalent oxide thickness (EOT), indicating a significant (∼80%) reduction in interface trap density, suppressed fixed oxide charges (∼60% reduction) and hysteresis, enhanced breakdown voltages, and a transition from trap-controlled space-charge-limited conduction to tunneling-dominant carrier transport. Cross-sectional high-resolution scanning transmission electron microscopy (HRSTEM) and energy-dispersive X-ray spectroscopy (EDS) confirmed an atomically smooth and abrupt SiO<sub>2</sub>/HfO<sub>2</sub> interface without element intermixing, even after postmetallization annealing. This work establishes a simple, industry-compatible strategy for achieving an atomically smooth SiO<sub>2</sub> interlayer, overcoming the challenges of heterogeneous growth and roughness in chemical SiO<sub>2</sub>, thereby enabling robust interface control in Si/high-κ gate stacks and providing a scalable pathway for advanced Si CMOS technology.

Authors

Institutions

Publication Details

Journal
ACS Applied Materials & Interfaces
Published
2026-03-04
DOI
https://doi.org/10.1021/acsami.5c23465
Primary Topic
Semiconductor materials and devices
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Ultrasmooth Sub-Nanometer Chemical SiO 2 Surfaces and Enhanced Interface Characteristics via High-pH Fluoride Treatment for Si/HfO 2 MOS Devices

David Rafaja, Mykhaylo Motylenko, Yu-Tzu Liao, Jingxuan Sun et al.
ACS Applied Materials & Interfaces
Semiconductor materials and devices
article

Ultrasmooth Sub-Nanometer Chemical SiO 2 Surfaces and Enhanced Interface Characteristics via High-pH Fluoride Treatment for Si/HfO 2 MOS Devices

David Rafaja, Mykhaylo Motylenko, Yu-Tzu Liao, Jingxuan Sun, Y. A. Chang, Martin Kasavetov, Qing-Tai Zhao, Viviana Rincon Montes, Joachim Knoch
article en

Abstract

Interface engineering at the silicon/high-κ dielectric interface is a critical issue for achieving a superior electrical performance in Si-based MOS devices. The conventional HF-last process produces a hydrogen-terminated Si surface, which leads to complex interfacial reactions during ALD deposition and postannealing, resulting in the formation of silicide, silicate, and oxygen vacancies that degrade electrical performance. Here, we demonstrate an ultrasmooth, subnanometer (∼2 monolayers) chemical SiO<sub>2</sub> layer formed by a simple high-pH fluoride solution treatment following standard RCA cleaning. The tailored fluoride chemistry (NH<sub>4</sub>F/(NH<sub>4</sub>)<sub>2</sub>SO<sub>3</sub>/NH<sub>4</sub>OH) provides an ultralow, nonlinear, and self-limiting etching characteristics that effectively eliminate hillock-like surface features, yielding an atomically smooth SiO<sub>2</sub> surface (<i>R</i><sub>q</sub> = 0.06 nm). HfO<sub>2</sub> gate stacks fabricated on this surface exhibit markedly improved interfacial properties compared to the HF-last substrate without substantial compromise in equivalent oxide thickness (EOT), indicating a significant (∼80%) reduction in interface trap density, suppressed fixed oxide charges (∼60% reduction) and hysteresis, enhanced breakdown voltages, and a transition from trap-controlled space-charge-limited conduction to tunneling-dominant carrier transport. Cross-sectional high-resolution scanning transmission electron microscopy (HRSTEM) and energy-dispersive X-ray spectroscopy (EDS) confirmed an atomically smooth and abrupt SiO<sub>2</sub>/HfO<sub>2</sub> interface without element intermixing, even after postmetallization annealing. This work establishes a simple, industry-compatible strategy for achieving an atomically smooth SiO<sub>2</sub> interlayer, overcoming the challenges of heterogeneous growth and roughness in chemical SiO<sub>2</sub>, thereby enabling robust interface control in Si/high-κ gate stacks and providing a scalable pathway for advanced Si CMOS technology.

ACS Applied Materials & InterfacesVol. 18(10)
Forschungszentrum Jülich (DE), Grunberger Diabetes Institute (US), Institute of Semiconductor Physics (RU), BioElectronics (United States) (US), TU Bergakademie Freiberg (DE), RWTH Aachen University (DE)
Openalex Percentile: Top 36%
Semiconductor materials and devices
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.