Junctionless Silicon Nanowire Transistors without the Use of Impurity Doping

With the shrinking dimensions of semiconductor structures reaching the nanoscale, conventional impurity doping techniques face several challenges due to their statistical nature, temperature dependence, and degradation in efficiency of the doping method. In addition, the cryogenic operation of highly doped transistors is complicated due to carrier freeze-out, which significantly reduces the availability of mobile charges, degrading device performance and inducing noise. Here, an innovative material solution is presented that enables silicon nanowire junctionless transistors without requiring impurity doping within the active semiconductor region. To this end, a SiO<sub>2</sub> dielectric shell with deliberate defect engineering surrounding both the channel and the contact regions - known as direct modulation doping─is used to modify the nanoscale transport properties of the silicon. The obtained active carrier densities in the experiment are comparable to highly impurity-doped devices in the range of <mml:math xmlns:mml="http://www.w3.org/1998/Math/MathML"><mml:mo>∼</mml:mo><mml:mn>1</mml:mn><mml:msup><mml:mn>0</mml:mn><mml:mn>18</mml:mn></mml:msup><mml:mo>⁡</mml:mo><mml:mi>c</mml:mi><mml:msup><mml:mi>m</mml:mi><mml:mrow><mml:mo>-</mml:mo><mml:mn>3</mml:mn></mml:mrow></mml:msup></mml:math> and remain stable over a broad temperature range from 400 K down to 77 K. The primary advantage of removing dopants from the channel is evident in the enhanced field-effect mobilities, which increase from 115 to 331 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> as temperature decreases. The fabricated nanowire transistors in this work provide a high on/off ratio of ≥10<sup>6</sup>, and a stable on-state performance down to 77 K. Hybrid-density-functional-theory calculations are carried out to show that there are no fundamental roadblocks to employing the method to devices with ultrascaled dimensions. The device architecture is positioned for applications in energy-efficient cryo-electronics and quantum technologies by addressing the limitations associated with conventional impurity doping.

Authors

Institutions

Publication Details

Journal
ACS Nano
Published
2026-02-23
DOI
https://doi.org/10.1021/acsnano.5c17282
Primary Topic
Nanowire Synthesis and Applications
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Junctionless Silicon Nanowire Transistors without the Use of Impurity Doping

Jens Trommer, Ingmar Ratschinski, Somayeh Shams, Soundarya Nagarajan et al.
ACS Nano
Nanowire Synthesis and Applications
article

Junctionless Silicon Nanowire Transistors without the Use of Impurity Doping

Jens Trommer, Ingmar Ratschinski, Somayeh Shams, Soundarya Nagarajan, Daniel Hiller, Giulio Galderisi, Dirk König, Thomas Mikolajick
article en

Abstract

With the shrinking dimensions of semiconductor structures reaching the nanoscale, conventional impurity doping techniques face several challenges due to their statistical nature, temperature dependence, and degradation in efficiency of the doping method. In addition, the cryogenic operation of highly doped transistors is complicated due to carrier freeze-out, which significantly reduces the availability of mobile charges, degrading device performance and inducing noise. Here, an innovative material solution is presented that enables silicon nanowire junctionless transistors without requiring impurity doping within the active semiconductor region. To this end, a SiO<sub>2</sub> dielectric shell with deliberate defect engineering surrounding both the channel and the contact regions - known as direct modulation doping─is used to modify the nanoscale transport properties of the silicon. The obtained active carrier densities in the experiment are comparable to highly impurity-doped devices in the range of <mml:math xmlns:mml="http://www.w3.org/1998/Math/MathML"><mml:mo>∼</mml:mo><mml:mn>1</mml:mn><mml:msup><mml:mn>0</mml:mn><mml:mn>18</mml:mn></mml:msup><mml:mo>⁡</mml:mo><mml:mi>c</mml:mi><mml:msup><mml:mi>m</mml:mi><mml:mrow><mml:mo>-</mml:mo><mml:mn>3</mml:mn></mml:mrow></mml:msup></mml:math> and remain stable over a broad temperature range from 400 K down to 77 K. The primary advantage of removing dopants from the channel is evident in the enhanced field-effect mobilities, which increase from 115 to 331 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> as temperature decreases. The fabricated nanowire transistors in this work provide a high on/off ratio of ≥10<sup>6</sup>, and a stable on-state performance down to 77 K. Hybrid-density-functional-theory calculations are carried out to show that there are no fundamental roadblocks to employing the method to devices with ultrascaled dimensions. The device architecture is positioned for applications in energy-efficient cryo-electronics and quantum technologies by addressing the limitations associated with conventional impurity doping.

ACS NanoVol. 20(9)
Australian National University (AU), NaMLab (Germany) (DE), Material Sciences (United States) (US), TU Bergakademie Freiberg (DE), Technische Universität Dresden (DE)
Openalex Percentile: Top 47%
Nanowire Synthesis and Applications
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.