High-Speed and Energy-Efficient DSP Design Using Rounding- Based Approximate Multipliers

AbstractApproximate computing has emerged as a promising paradigm for designing energy-efficientdigital signal processing (DSP) systems, particularly in error-resilient applications such as imageprocessing, machine learning, and multimedia. This paper presents a novel rounding-basedapproximate multiplier (RBAM) that leverages controlled approximation to achieve significantimprovements in speed and energy efficiency while maintaining acceptable accuracy. The proposedmultiplier reduces computational complexity by rounding input operands to the nearest power-of-two,simplifying partial product generation. Experimental results on FPGA and ASIC platforms demonstratethat the RBAM achieves up to 35% reduction in power consumption and 40% improvement inspeed compared to exact multipliers, with a minimal mean error distance (MED) of < 2% for typicalDSP workloads. The design is evaluated in an image processing application, showing negligible visualquality degradation while significantly enhancing energy efficiency.

Authors

Institutions

Publication Details

Journal
Zenodo (CERN European Organization for Nuclear Research)
Published
2026-02-11
DOI
https://doi.org/10.5281/zenodo.18609834
Primary Topic
Low-power high-performance VLSI design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

High-Speed and Energy-Efficient DSP Design Using Rounding- Based Approximate Multipliers

SHAIK SABEER HUSSAIN, YEDDULA PAWAN KUMAR, YELLANUR VARMA
Zenodo (CERN European Organization for Nuclear Research)
Low-power high-performance VLSI design
article

High-Speed and Energy-Efficient DSP Design Using Rounding- Based Approximate Multipliers

SHAIK SABEER HUSSAIN, YEDDULA PAWAN KUMAR, YELLANUR VARMA
article en

Abstract

AbstractApproximate computing has emerged as a promising paradigm for designing energy-efficientdigital signal processing (DSP) systems, particularly in error-resilient applications such as imageprocessing, machine learning, and multimedia. This paper presents a novel rounding-basedapproximate multiplier (RBAM) that leverages controlled approximation to achieve significantimprovements in speed and energy efficiency while maintaining acceptable accuracy. The proposedmultiplier reduces computational complexity by rounding input operands to the nearest power-of-two,simplifying partial product generation. Experimental results on FPGA and ASIC platforms demonstratethat the RBAM achieves up to 35% reduction in power consumption and 40% improvement inspeed compared to exact multipliers, with a minimal mean error distance (MED) of < 2% for typicalDSP workloads. The design is evaluated in an image processing application, showing negligible visualquality degradation while significantly enhancing energy efficiency.

Zenodo (CERN European Organization for Nuclear Research)
Kurnool Medical College (IN)
Affordable and clean energy
Openalex Percentile: Top 58%
Low-power high-performance VLSI design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

High-Speed and Energy-Efficient DSP Design Using Rounding- Based Approximate Multipliers — SHAIK SABEER HUSSAIN, YEDDULA PAWAN KUMAR, YELLANUR VARMA · Zenodo (CERN European Organization for Nuclear Research) (2026) | TGRS Research Map | TGRS