300mm fabrication of silicon quantum dot spin qubits using 0.33NA EUV lithography

We demonstrate a 300mm process for 2 types of SiMOS quantum dot spin qubit device architectures enabled by EUV lithography. First, we show an overlapping gates process for spin qubits, where the gates are fabricated for the first time using 0.33NA EUV lithography. We report excellent reproducibility, full wafer room temperature functionality and good quantum dot and qubit metrics at 10mK. Second, to enable qubit scalability, we demonstrate a single-layer gate device architecture fabricated with 0.33NA EUV patterning of the gate, and 2 damascene EUV BEOL layers.

Authors

Institutions

Publication Details

Published
2025-12-06
DOI
https://doi.org/10.1109/iedm50572.2025.11353541
Primary Topic
Quantum and electron transport phenomena
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

300mm fabrication of silicon quantum dot spin qubits using 0.33NA EUV lithography

B. Ralph Chou, Roger Loo, Clément Godfrin, Bart Raes et al.
Quantum and electron transport phenomena
article

300mm fabrication of silicon quantum dot spin qubits using 0.33NA EUV lithography

B. Ralph Chou, Roger Loo, Clément Godfrin, Bart Raes, Yannick Hermans, Evi Vrancken, Johan De Backer, K. Vandersmissen, Fergo Treska, K. Devriendt, Bart Kenens, Kristiaan De Greve, Shuchi Kaushik, S. Baudot, L. Pinotti, Sofie Beyne, Yosuke Shimura, Danny Wan, Jérôme Mitard, Tanushree Sarkar, T. Van Caekenberghe, S. Sharma, Y. Jiang, Y. Li, J. Vande Weeghde, S. Kubicek
article en

Abstract

We demonstrate a 300mm process for 2 types of SiMOS quantum dot spin qubit device architectures enabled by EUV lithography. First, we show an overlapping gates process for spin qubits, where the gates are fabricated for the first time using 0.33NA EUV lithography. We report excellent reproducibility, full wafer room temperature functionality and good quantum dot and qubit metrics at 10mK. Second, to enable qubit scalability, we demonstrate a single-layer gate device architecture fabricated with 0.33NA EUV patterning of the gate, and 2 damascene EUV BEOL layers.

IMEC (BE)
Openalex Percentile: Top 28%
Quantum and electron transport phenomena
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.