Electrostatically Doped Dual Gate Schottky Barrier Nanotube FET: An Optimized Design for High Performance Applications

To harness the benefits of reconfigurability, an electrostatically doped dual gate Schottky Barrier nanotube field effect transistor (FET), designed with an optimized architecture featuring a silicon thickness of [Formula: see text] [Formula: see text]nm and dielectric constant of [Formula: see text] is introduced. The proposed optimized device structure exhibits the minimum leakage current at [Formula: see text] [Formula: see text]A and the current ratio [Formula: see text] as [Formula: see text]. The transconductance ([Formula: see text]) and transconductance generation factor (TGF) values are estimated as [Formula: see text] [Formula: see text]S and 37.12[Formula: see text]V[Formula: see text] respectively, signifying better signal amplification capability and improved noise immunity. The optimization study reveals that incorporating a high-K dielectric layer along with gate and source/drain work function adjustments results in a 6.9% improvement in TGF for [Formula: see text] [Formula: see text]nm, compared to a 5.2% improvement for [Formula: see text] [Formula: see text]nm. The analog performance metrics, gain and width product (GBW) and corner frequency ([Formula: see text]) are estimated at [Formula: see text] [Formula: see text]Hz and [Formula: see text], respectively, demonstrating the suitability of these devices for application within the terahertz frequency range. The proposed device, with optimized performance metrics, outperforms existing alternatives such as dopingless gate-stacked Schottky Barrier nanowire FETs (single metal gates, dual gates and hetero-dielectric layers), dopant segregation layer Schottky Barrier FETs and gate/source-drain work function engineered FETs, as highlighted in prior research work. The transfer characteristics plotted for the proposed electrostatically doped dual-gate Schottky Barrier nanotube FET for [Formula: see text] [Formula: see text]nm highlight its substantial scaling potential.

Authors

Institutions

Publication Details

Journal
Journal of Circuits Systems and Computers
Published
2025-12-30
DOI
https://doi.org/10.1142/s0218126626500611
Primary Topic
Carbon Nanotubes in Composites
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Electrostatically Doped Dual Gate Schottky Barrier Nanotube FET: An Optimized Design for High Performance Applications

Amit Saini, Neeraj Sharma, Charu Madhu, Mehak Singla
Journal of Circuits Systems and Computers
Carbon Nanotubes in Composites
article

Electrostatically Doped Dual Gate Schottky Barrier Nanotube FET: An Optimized Design for High Performance Applications

Amit Saini, Neeraj Sharma, Charu Madhu, Mehak Singla
article en

Abstract

To harness the benefits of reconfigurability, an electrostatically doped dual gate Schottky Barrier nanotube field effect transistor (FET), designed with an optimized architecture featuring a silicon thickness of [Formula: see text] [Formula: see text]nm and dielectric constant of [Formula: see text] is introduced. The proposed optimized device structure exhibits the minimum leakage current at [Formula: see text] [Formula: see text]A and the current ratio [Formula: see text] as [Formula: see text]. The transconductance ([Formula: see text]) and transconductance generation factor (TGF) values are estimated as [Formula: see text] [Formula: see text]S and 37.12[Formula: see text]V[Formula: see text] respectively, signifying better signal amplification capability and improved noise immunity. The optimization study reveals that incorporating a high-K dielectric layer along with gate and source/drain work function adjustments results in a 6.9% improvement in TGF for [Formula: see text] [Formula: see text]nm, compared to a 5.2% improvement for [Formula: see text] [Formula: see text]nm. The analog performance metrics, gain and width product (GBW) and corner frequency ([Formula: see text]) are estimated at [Formula: see text] [Formula: see text]Hz and [Formula: see text], respectively, demonstrating the suitability of these devices for application within the terahertz frequency range. The proposed device, with optimized performance metrics, outperforms existing alternatives such as dopingless gate-stacked Schottky Barrier nanowire FETs (single metal gates, dual gates and hetero-dielectric layers), dopant segregation layer Schottky Barrier FETs and gate/source-drain work function engineered FETs, as highlighted in prior research work. The transfer characteristics plotted for the proposed electrostatically doped dual-gate Schottky Barrier nanotube FET for [Formula: see text] [Formula: see text]nm highlight its substantial scaling potential.

Journal of Circuits Systems and Computers
Institute of Management Technology (IN), Panjab University (IN)
Openalex Percentile: Top 47%
Carbon Nanotubes in Composites
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.