Wafer-level packaging integration of LPDDR5X-signal integrity design and simulation exploration

Purpose In the past 10 years, excessive research enthusiasm has been focused on 2.5D/3D advanced packaging (e.g. CoWoS/SoIC) used for data-center artificial intelligence (AI) chips and high bandwidth memory integration. For the edge AI chips with lightweight computing power, very thin FBGA (VFBGA), low power double data rate 5/5X (LPDDR5/5X) and wafer-level (WL) packaging with the redistribution layer (RDL)-first process are the integration technology trends. This paper focuses on AI system on chip (SoC) and LPDDR5X on-package integration design only using 3 RDL on the WL package. This paper aims to examine the influence to explore the trace routing scheme and corresponding signal integrity (SI) performance of the RDL interconnection for the on-package LPDDR5X, thereby providing RDL design and simulation reference for the ever-increasing demand for AI SoC and LPDDR5X on-package integration that is an alternative for on-board interconnection. Design/methodology/approach A design practice is used with type selection design and physical design. SI design and SI simulation are used to ensure the performance of the design practice. Detailed approach for the SI analysis consists of frequency domain and time domain simulation that are transmission line characteristics with coupled frequency domain and eye diagram analysis in the time domain. Findings Through the design practice and SI simulation analysis, VFBGA LPDDR5X and RDL-first technology are suitable for integration with AI SoC using WL packaging. Sub-10 µm line width and space design rule is required for the practice. The on-package integration SI performance is higher than that of on-board. Originality/value This paper is a technology application exploration and focuses on the design and SI simulation field. The main value is two-fold: on one side, providing a new solution for AI SoC and LPDDR5X integration; on the other side, extending the application range for WL packaging technology. The design and simulation results are valuable for the reference with the similar application.

Authors

Institutions

Publication Details

Journal
Microelectronics International
Published
2025-12-24
DOI
https://doi.org/10.1108/mi-09-2025-0204
Primary Topic
3D IC and TSV technologies
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Wafer-level packaging integration of LPDDR5X-signal integrity design and simulation exploration

Wenxue Tang, Yufei Bai, Chengqian Wang, Yong Ji et al.
Microelectronics International
3D IC and TSV technologies
article

Wafer-level packaging integration of LPDDR5X-signal integrity design and simulation exploration

Wenxue Tang, Yufei Bai, Chengqian Wang, Yong Ji, Yuan Zhu, Gang Wang, Cheng Yang, Liyan Zhou
article en

Abstract

Purpose In the past 10 years, excessive research enthusiasm has been focused on 2.5D/3D advanced packaging (e.g. CoWoS/SoIC) used for data-center artificial intelligence (AI) chips and high bandwidth memory integration. For the edge AI chips with lightweight computing power, very thin FBGA (VFBGA), low power double data rate 5/5X (LPDDR5/5X) and wafer-level (WL) packaging with the redistribution layer (RDL)-first process are the integration technology trends. This paper focuses on AI system on chip (SoC) and LPDDR5X on-package integration design only using 3 RDL on the WL package. This paper aims to examine the influence to explore the trace routing scheme and corresponding signal integrity (SI) performance of the RDL interconnection for the on-package LPDDR5X, thereby providing RDL design and simulation reference for the ever-increasing demand for AI SoC and LPDDR5X on-package integration that is an alternative for on-board interconnection. Design/methodology/approach A design practice is used with type selection design and physical design. SI design and SI simulation are used to ensure the performance of the design practice. Detailed approach for the SI analysis consists of frequency domain and time domain simulation that are transmission line characteristics with coupled frequency domain and eye diagram analysis in the time domain. Findings Through the design practice and SI simulation analysis, VFBGA LPDDR5X and RDL-first technology are suitable for integration with AI SoC using WL packaging. Sub-10 µm line width and space design rule is required for the practice. The on-package integration SI performance is higher than that of on-board. Originality/value This paper is a technology application exploration and focuses on the design and SI simulation field. The main value is two-fold: on one side, providing a new solution for AI SoC and LPDDR5X integration; on the other side, extending the application range for WL packaging technology. The design and simulation results are valuable for the reference with the similar application.

Microelectronics International
China Electronics Technology Group Corporation (CN)
Openalex Percentile: Top 42%
3D IC and TSV technologies
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.