A high slew-rate OTA with hybrid dynamic current boosting technique

This paper presents a high slew-rate operational transconductance amplifier (OTA). The slew-rate enhancement (SRE) circuit is separated into two paths for dynamic current boosting. The main path provides dynamic bias current, while the other auxiliary path applies dynamic current to the output of the core amplifier. Therefore, both the slew rate and the settling response can be improved. By utilizing the hybrid dynamic current boosting technique in a current-mirror amplifier, simulation results show that the average SR is increased by more than 10 times, and the average 1% settling time is reduced by more than 50% with less than 38.6% power consumption overhead. The proposed OTA and two other OTAs using different SRE techniques have been fabricated in a 0.18-µm CMOS process. Measurement results have proved that the proposed design has the best overall performance.

Institutions

Publication Details

Journal
IEICE Electronics Express
Published
2025-12-03
DOI
https://doi.org/10.1587/elex.22.20250637
Primary Topic
Analog and Mixed-Signal Circuit Design
Type
article
Field-Weighted Citation Impact
0.00

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A high slew-rate OTA with hybrid dynamic current boosting technique

IEICE Electronics Express
Analog and Mixed-Signal Circuit Design
article

A high slew-rate OTA with hybrid dynamic current boosting technique

article en

Abstract

This paper presents a high slew-rate operational transconductance amplifier (OTA). The slew-rate enhancement (SRE) circuit is separated into two paths for dynamic current boosting. The main path provides dynamic bias current, while the other auxiliary path applies dynamic current to the output of the core amplifier. Therefore, both the slew rate and the settling response can be improved. By utilizing the hybrid dynamic current boosting technique in a current-mirror amplifier, simulation results show that the average SR is increased by more than 10 times, and the average 1% settling time is reduced by more than 50% with less than 38.6% power consumption overhead. The proposed OTA and two other OTAs using different SRE techniques have been fabricated in a 0.18-µm CMOS process. Measurement results have proved that the proposed design has the best overall performance.

IEICE Electronics ExpressVol. 23(3)
Guangdong University of Technology (CN)
National Natural Science Foundation of China
Affordable and clean energy
Openalex Percentile: Top 48%
Analog and Mixed-Signal Circuit Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.