Performance Analysis of Vertical Embedded Gate-Gate All Around FET with Quantum Confinement Effects

An embedded gate-gate all around field effect transistor (EG-GAA) design is proposed through this research study. The device having silicon thickness less than 10 nm is implemented to investigate performance metrics for the core radius dimensions of 2.5 and 5 nm. The quantum-corrected drift and diffusion models are used to accurately capture the quantum confinement mechanism, while mobility models are used to assimilate the intricate effects of both vertical and transverse electric fields, as well as mobility arising from surface scattering. The results obtained with a core radius of 2.5 nm show a significantly higher ON/OFF current ratio of $$2.57 \times {{10}^{9}}$$ in 2.5 nm core, approximately an order higher in magnitude than that for 5 nm. With increase in the core radius from 2.5 to 5 nm, the research findings show a $$32.07\% $$ decrease in the drain induced barrier lowering (DIBL) and $$88.8\% $$ improvement in the transconductance ( $${{g}_{m}})$$ . The thermal reliability (up to 398 K) of the device and its employability in analog and digital domains are validated through its performance metrics such as ON/OFF current ratio, subthreshold slope (SS), drain induced barrier lowering (DIBL), transconductance generation factor (TGF), cutoff frequency ( $${{f}_{{\text{C}}}})~$$ and gain bandwidth product (GBW). The sensitivity of the device towards gate oxide thickness, gate work function and dielectric material suggest its possible use in biosensing applications. Finally, a comparison between classical and quantum models validating the scaling possibility is reported. Results of the visualization for electron density variation demonstrate the impact on effective oxide thickness and inversion layer formation. The device is also studied for aging effects that leads to a threshold voltage shift due to oxide trapped charges. With the improved gate controllability, this GAA device structure mitigates the impact of trapped charges even at $$\sim {{N}_{{it}}} = {{10}^{{12}}}\,\,{\text{c}}{{{\text{m}}}^{{ - 2}}}.~$$ Also, to justify its superiority, a comparative study on the performance parameters of proposed device with similar devices from the existing research literature is also presented.

Institutions

Publication Details

Journal
Russian Microelectronics
Published
2025-10-01
DOI
https://doi.org/10.1134/s1063739725600372
Primary Topic
Advancements in Semiconductor Devices and Circuit Design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Performance Analysis of Vertical Embedded Gate-Gate All Around FET with Quantum Confinement Effects

Russian Microelectronics
Advancements in Semiconductor Devices and Circuit Design
article

Performance Analysis of Vertical Embedded Gate-Gate All Around FET with Quantum Confinement Effects

article en

Abstract

An embedded gate-gate all around field effect transistor (EG-GAA) design is proposed through this research study. The device having silicon thickness less than 10 nm is implemented to investigate performance metrics for the core radius dimensions of 2.5 and 5 nm. The quantum-corrected drift and diffusion models are used to accurately capture the quantum confinement mechanism, while mobility models are used to assimilate the intricate effects of both vertical and transverse electric fields, as well as mobility arising from surface scattering. The results obtained with a core radius of 2.5 nm show a significantly higher ON/OFF current ratio of $$2.57 \times {{10}^{9}}$$ in 2.5 nm core, approximately an order higher in magnitude than that for 5 nm. With increase in the core radius from 2.5 to 5 nm, the research findings show a $$32.07\% $$ decrease in the drain induced barrier lowering (DIBL) and $$88.8\% $$ improvement in the transconductance ( $${{g}_{m}})$$ . The thermal reliability (up to 398 K) of the device and its employability in analog and digital domains are validated through its performance metrics such as ON/OFF current ratio, subthreshold slope (SS), drain induced barrier lowering (DIBL), transconductance generation factor (TGF), cutoff frequency ( $${{f}_{{\text{C}}}})~$$ and gain bandwidth product (GBW). The sensitivity of the device towards gate oxide thickness, gate work function and dielectric material suggest its possible use in biosensing applications. Finally, a comparison between classical and quantum models validating the scaling possibility is reported. Results of the visualization for electron density variation demonstrate the impact on effective oxide thickness and inversion layer formation. The device is also studied for aging effects that leads to a threshold voltage shift due to oxide trapped charges. With the improved gate controllability, this GAA device structure mitigates the impact of trapped charges even at $$\sim {{N}_{{it}}} = {{10}^{{12}}}\,\,{\text{c}}{{{\text{m}}}^{{ - 2}}}.~$$ Also, to justify its superiority, a comparative study on the performance parameters of proposed device with similar devices from the existing research literature is also presented.

Russian MicroelectronicsVol. 54(5)
Lovely Professional University (IN), JRE Group of Institutions (IN)
Openalex Percentile: Top 47%
Advancements in Semiconductor Devices and Circuit Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.