Development of an RFSoC-based low-level RF controller for an electron linac

We are developing a low-level RF (LLRF) controller based on RF System on Chip (RFSoC) for an electron linac. The AMD Zynq RFSoC was employed for this controller, which has a large-scale high-speed FPGA together with high-speed ADCs and DACs (8 channels each). The RFSoC also has an application CPU for Linux and a real-time CPU for time-critical tasks, capable of a 1 kHz repetition rate. A general-purpose pizza-box module with an RFSoC was designed and manufactured, and firmware for LLRF control was developed. This LLRF module will be first utilized for an X-band (11.424 GHz) transverse deflector system* for SACLA. A pulsed X-band RF signal is generated by upconverting a 476 MHz IF signal from the DAC and RF signals from the X-band high-power components are converted to 476 MHz IF signals and digitized by ADCs. The IF signal is converted to a baseband IQ signal and the phase and amplitude are obtained. Since the latency of ADC, DAC, and FPGA is as short as several 100 ns, the intra-pulse feedback control is anticipated to stabilize the phase and amplitude of the acceleration RF field. This presentation will give the design and basic performance of the LLRF controller.

Publication Details

Journal
JACOW
Published
2025-11-05
DOI
https://doi.org/10.18429/jacow-ipac2025-thbd1
Primary Topic
Particle accelerators and beam dynamics
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Development of an RFSoC-based low-level RF controller for an electron linac

JACOW
Particle accelerators and beam dynamics
article

Development of an RFSoC-based low-level RF controller for an electron linac

article en

Abstract

We are developing a low-level RF (LLRF) controller based on RF System on Chip (RFSoC) for an electron linac. The AMD Zynq RFSoC was employed for this controller, which has a large-scale high-speed FPGA together with high-speed ADCs and DACs (8 channels each). The RFSoC also has an application CPU for Linux and a real-time CPU for time-critical tasks, capable of a 1 kHz repetition rate. A general-purpose pizza-box module with an RFSoC was designed and manufactured, and firmware for LLRF control was developed. This LLRF module will be first utilized for an X-band (11.424 GHz) transverse deflector system* for SACLA. A pulsed X-band RF signal is generated by upconverting a 476 MHz IF signal from the DAC and RF signals from the X-band high-power components are converted to 476 MHz IF signals and digitized by ADCs. The IF signal is converted to a baseband IQ signal and the phase and amplitude are obtained. Since the latency of ADC, DAC, and FPGA is as short as several 100 ns, the intra-pulse feedback control is anticipated to stabilize the phase and amplitude of the acceleration RF field. This presentation will give the design and basic performance of the LLRF controller.

JACOW
Affordable and clean energy
Openalex Percentile: Top 32%
Particle accelerators and beam dynamics
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Development of an RFSoC-based low-level RF controller for an electron linac · JACOW (2025) | TGRS Research Map | TGRS