POCA: First Power-on Chip Authentication and Key Exchange for Secure Provisioning in System-on-Chip

In a horizontal business model, the manufacturing and testing of system-on-chip (SoC) design at offshore facilities has proven to be a cost-effective strategy for fabless design houses. This, however, has led to growing concerns about the security and reliability of chips manufactured by outsourced semiconductor foundries, assembly, and test entities. As such, untrusted entities have access to the entire chip design; they may exploit opportunities for IP piracy, overproduction, cloning, shipping defective or out-of-specification chips, and insecure boot. Design houses must address these concerns by securing the die/packaged chips and their assets in such an untrusted environment. Unfortunately, this cannot be accomplished by any of the current security primitives [e.g., physical unclonable functions (PUFs)] due to their inherent limitations at this stage. Furthermore, provisioning the security assets requires a secure key exchange protocol, which is difficult to accomplish with untrusted entities (tester and software proxies) existing between the die/chip under test and the secure cloud server. This article introduces a novel security primitive and a power-on chip authentication protocol called POCA, which enables the secure provisioning of security assets during wafer sort. POCA incurs a low area overhead and is resilient to any attacks known today.

Institutions

Publication Details

Journal
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Published
2025-09-08
DOI
https://doi.org/10.1109/tvlsi.2025.3603150
Primary Topic
Geochemistry and Geologic Mapping
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

POCA: First Power-on Chip Authentication and Key Exchange for Secure Provisioning in System-on-Chip

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Geochemistry and Geologic Mapping
article

POCA: First Power-on Chip Authentication and Key Exchange for Secure Provisioning in System-on-Chip

article en

Abstract

In a horizontal business model, the manufacturing and testing of system-on-chip (SoC) design at offshore facilities has proven to be a cost-effective strategy for fabless design houses. This, however, has led to growing concerns about the security and reliability of chips manufactured by outsourced semiconductor foundries, assembly, and test entities. As such, untrusted entities have access to the entire chip design; they may exploit opportunities for IP piracy, overproduction, cloning, shipping defective or out-of-specification chips, and insecure boot. Design houses must address these concerns by securing the die/packaged chips and their assets in such an untrusted environment. Unfortunately, this cannot be accomplished by any of the current security primitives [e.g., physical unclonable functions (PUFs)] due to their inherent limitations at this stage. Furthermore, provisioning the security assets requires a secure key exchange protocol, which is difficult to accomplish with untrusted entities (tester and software proxies) existing between the die/chip under test and the secure cloud server. This article introduces a novel security primitive and a power-on chip authentication protocol called POCA, which enables the secure provisioning of security assets during wafer sort. POCA incurs a low area overhead and is resilient to any attacks known today.

IEEE Transactions on Very Large Scale Integration (VLSI) SystemsVol. 33(12)
University of Florida (US), Synopsys (United States) (US)
Openalex Percentile: Top 49%
Geochemistry and Geologic Mapping
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.