Semicustom Frontend VLSI Design and Analysis of a 32-bit Brent-Kung Adder in Cadence Suite

Adders are fundamental components in digital circuits, playing a crucial role in arithmetic operations within computing systems and many other applications. This paper focuses on the design and simulation of a 32-bit Brent-Kung parallel prefix adder, which is recognized for its efficient carry propagation and logarithmic delay characteristics. The Brent-Kung architecture balances computational speed and hardware complexity, making it suitable for high-speed digital applications. The design is implemented using Verilog HDL and simulated using Cadence Design Suite tools, including NCLaunch and Genus, to evaluate its performance in terms of scalability, speed, and functional working. Comparative analysis with traditional adder architectures highlights the advantages of the Brent-Kung adder for modern digital systems.