Implementation of Luby Transform Error Correcting Codes on FPGA

Luby Transform (LT) codes are rate less codes which are a type of fountain codes. They provide good performance over other fountain codes because, more efficient encoding and decoding algorithms can be devised for this code. These codes are rate less codes because they allow for flexible and adaptive rate allocation during the encoding process. With this, any desired code rate can be achieved by controlling the number of parity symbols generated during the encoding process. This paper explains the encoding and decoding aspects of LT codes in detail and generation and decoding is performed using MATLAB. Hardware implementation of LT code is attempted on FPGA by using Verilog code. As it is shown, the codes are very simple to implement and can be used as a more powerful error correcting codes.

Publication Details

Journal
Zenodo (CERN European Organization for Nuclear Research)
Published
2025-03-10
DOI
https://doi.org/10.5281/zenodo.15001455
Primary Topic
Coding theory and cryptography
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Implementation of Luby Transform Error Correcting Codes on FPGA

Zenodo (CERN European Organization for Nuclear Research)
Coding theory and cryptography
article

Implementation of Luby Transform Error Correcting Codes on FPGA

article en

Abstract

Luby Transform (LT) codes are rate less codes which are a type of fountain codes. They provide good performance over other fountain codes because, more efficient encoding and decoding algorithms can be devised for this code. These codes are rate less codes because they allow for flexible and adaptive rate allocation during the encoding process. With this, any desired code rate can be achieved by controlling the number of parity symbols generated during the encoding process. This paper explains the encoding and decoding aspects of LT codes in detail and generation and decoding is performed using MATLAB. Hardware implementation of LT code is attempted on FPGA by using Verilog code. As it is shown, the codes are very simple to implement and can be used as a more powerful error correcting codes.

Zenodo (CERN European Organization for Nuclear Research)
Openalex Percentile: Top 75%
Coding theory and cryptography
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.