A Fast High Sensitivity Power Transfer Device Approach for (sub)mm-wave applications

In this paper, we present a low-noise, high-gain readout hardware to be used in conjunction with (sub)mm-wave zero bias detectors, to enable high sensitivity (i.e., ∼−50dBm) and fast (i.e., below a second at -50 dBm) power detection. The developed hardware employs a cascade of two (COTS) programmable gain amplifier (PGA), capable of reaching up to 90 dB gain (volt to volt), each providing an input referred noise level of 16nV/Hz−−−√. The signal is then digitized on the same board via a 500 kHz 12bit ADC, providing an SNR of 74 dB. The digitized signal is then readout via an ST microcontroller and transferred to the operator PC via a USB interface. The sensitive bias voltages for the PGAs are provided via the microcontroller, or alternatively can be fed by an external lab grade supply to further improve on the (already high) supply noise rejection from the first stage PGA. The proposed hardware is designed to interface with VDI zero bias detectors, high responsivity and low NEP diodes (around 2000 V/W and below 12pW/Hz−−−√, respectively) operating in monomodal waveguide bands up to 500 GHz. In this contribution we demonstrate the usage of the developed hardware with WR10, WR6.5, WR5 and WR 3 ZBD diodes.

Publication Details

Journal
Zenodo (CERN European Organization for Nuclear Research)
Published
2024-09-04
DOI
https://doi.org/10.5281/zenodo.13907608
Primary Topic
Radio Frequency Integrated Circuit Design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Fast High Sensitivity Power Transfer Device Approach for (sub)mm-wave applications

Zenodo (CERN European Organization for Nuclear Research)
Radio Frequency Integrated Circuit Design
article

A Fast High Sensitivity Power Transfer Device Approach for (sub)mm-wave applications

article en

Abstract

In this paper, we present a low-noise, high-gain readout hardware to be used in conjunction with (sub)mm-wave zero bias detectors, to enable high sensitivity (i.e., ∼−50dBm) and fast (i.e., below a second at -50 dBm) power detection. The developed hardware employs a cascade of two (COTS) programmable gain amplifier (PGA), capable of reaching up to 90 dB gain (volt to volt), each providing an input referred noise level of 16nV/Hz−−−√. The signal is then digitized on the same board via a 500 kHz 12bit ADC, providing an SNR of 74 dB. The digitized signal is then readout via an ST microcontroller and transferred to the operator PC via a USB interface. The sensitive bias voltages for the PGAs are provided via the microcontroller, or alternatively can be fed by an external lab grade supply to further improve on the (already high) supply noise rejection from the first stage PGA. The proposed hardware is designed to interface with VDI zero bias detectors, high responsivity and low NEP diodes (around 2000 V/W and below 12pW/Hz−−−√, respectively) operating in monomodal waveguide bands up to 500 GHz. In this contribution we demonstrate the usage of the developed hardware with WR10, WR6.5, WR5 and WR 3 ZBD diodes.

Zenodo (CERN European Organization for Nuclear Research)
Affordable and clean energy
Openalex Percentile: Top 67%
Radio Frequency Integrated Circuit Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.