FPGA-Accelerated Bird Detection Algorithm for Paddy Farmers
Paddy farmers face significant challenges from bird pests, particularly species like pipits and sparrows, which can reduce yields by up to 70%, especially during the grain-filling stage, leading to substantial economic losses. Traditional methods of pest control, such as physical barriers, scare tactics, and chemical deterrents, are often inefficient and labour-intensive. To address this issue, this research develops an artificial intelligence (AI)-based bird detection system to protect paddy fields. The solution involves using Field-Programmable Gate Array (FPGA)-accelerated object detection models to accurately identify bird activity in real time, aligning with journal requirements for first-time abbreviation usage. The system integrates a notification mechanism via Telegram to alert farmers immediately, allowing swift manual action. The research employed the detr- resnet50 model for its precision and high confidence in detection, running on both Central Processing Unit (CPU) and FPGA configurations to optimize performance. The results showed significant improvements in latency and frames per second (FPS) when using FPGA acceleration, demonstrating effective real-time bird detection capabilities. The system’s implementation enhanced crop protection, promoted eco-friendly practices, and improved overall farming efficiency by reducing manual surveillance and providing valuable data for long-term pest management strategies. Key quantitative findings showed that FPGA acceleration improved FPS by over 200% compared to CPU performance.
Institutions
- Altera (United States) (US)
- Universiti Malaysia Perlis (MY)
Publication Details
- Journal
- OICC Press Journals
- Published
- 2025-08-04
- DOI
- https://doi.org/10.57647/j.mjee.2025.17276
- Primary Topic
- Smart Agriculture and AI
- Type
- article
- Field-Weighted Citation Impact
- 0.00