A 1024 RV-Cores Shared-L1 Cluster with High Bandwidth Memory Link for Low-Latency 6G-SDR

We introduce an open-source architecture for next generation Radio-Access Network baseband processing: 1024 latency-tolerant 32-bit RISC-V cores share 4MiB of L1 memory via an ultra-low latency interconnect (7-11 cycles), a modular Direct Memory Access engine provides an efficient link to a high bandwidth memory, such as HBM2E (98% peak bandwidth at 910GBps). The system achieves leading-edge energy efficiency at sub-ms latency in key 6G baseband processing kernels: Fast Fourier Transform (93GOPS/W), Beamforming (125GOPS/W), Channel Estimation (96GOPS/W), and Linear System Inversion (61GOPS/W), with only 9% data movement overhead.