An Ultra-Efficient Approximate Multiplier with Error Compensation for Error-Resilient Applications

Approximate computing offers a pathway to boost hardware efficiency for error-resilient tasks such as neural networks and image processing by prioritizing speed over absolute accuracy. This briefing introduces an ultra-efficient approximate multiplier featuring error compensation. It integrates a constant compensation term for the least significant half of the product, achieving a nuanced hardware-accuracy equilibrium. Further refining precision is a low-complexity error compensation module (ECM). Through simulation with HSPICE utilizing 7nm tri-gate FinFET technology, this design significantly amplifies the energy-delay product, surpassing both exact and existing approximate designs by averages of 77% and 54% respectively. MATLAB simulations corroborate its accuracy, aligning closely with exact multipliers commonly employed in neural networks, boasting an average Peak Signal-to-Noise Ratio (PSNR) exceeding 51dB in image multiplication. Consequently, it emerges as a compelling substitute for precise multipliers in practical, error-resilient applications.

Publication Details

Journal
Zenodo (CERN European Organization for Nuclear Research)
Published
2024-10-04
DOI
https://doi.org/10.5281/zenodo.13889040
Primary Topic
Low-power high-performance VLSI design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

An Ultra-Efficient Approximate Multiplier with Error Compensation for Error-Resilient Applications

Zenodo (CERN European Organization for Nuclear Research)
Low-power high-performance VLSI design
article

An Ultra-Efficient Approximate Multiplier with Error Compensation for Error-Resilient Applications

article en

Abstract

Approximate computing offers a pathway to boost hardware efficiency for error-resilient tasks such as neural networks and image processing by prioritizing speed over absolute accuracy. This briefing introduces an ultra-efficient approximate multiplier featuring error compensation. It integrates a constant compensation term for the least significant half of the product, achieving a nuanced hardware-accuracy equilibrium. Further refining precision is a low-complexity error compensation module (ECM). Through simulation with HSPICE utilizing 7nm tri-gate FinFET technology, this design significantly amplifies the energy-delay product, surpassing both exact and existing approximate designs by averages of 77% and 54% respectively. MATLAB simulations corroborate its accuracy, aligning closely with exact multipliers commonly employed in neural networks, boasting an average Peak Signal-to-Noise Ratio (PSNR) exceeding 51dB in image multiplication. Consequently, it emerges as a compelling substitute for precise multipliers in practical, error-resilient applications.

Zenodo (CERN European Organization for Nuclear Research)
Affordable and clean energy
Openalex Percentile: Top 70%
Low-power high-performance VLSI design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.