Design of an ALU using a Hybrid Synchronous Counter
In computing, an arithmetic logic unit is a combined digital circuit that performs bitwise and mathematical operations on integers and binary integers. The aim of this paper is to design an ALU using 8-bit. Programmable synchronous counter, that is a combination of straight and twisted ring counters. It performs ALU operations on two 4-bit binary values and outputs the result. An ALU performs the arithmetic and logical operations on two 4- bit numbers. These operations include addition, subtraction, logical AND, OR, XNOR, LEFT SHIFT AND RIGHT SHIFT. Multiple ALU outputs are possible based on the values of select lines received from the counters.
Publication Details
- Journal
- Zenodo (CERN European Organization for Nuclear Research)
- Published
- 2024-09-07
- DOI
- https://doi.org/10.5281/zenodo.13729431
- Primary Topic
- Low-power high-performance VLSI design
- Type
- article
- Field-Weighted Citation Impact
- 0.00