TDC–CiM: Time–to–Digital Converter–Based Resonant Compute–in–Memory for INT8 CNNs with Layer–Optimized SRAM Mapping

In recent years, Compute-in-memory (CiM) architectures have emerged as a promising solution for deep neural network (NN) accelerators. Multiply-accumulate (MAC) is considered a <italic xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">de</i> facto unit operation in NNs. By leveraging the inherent parallel processing capabilities of CiM, NNs that require numerous MAC operations can be executed more efficiently. This is further facilitated by storing the weights in SRAM, reducing the need for extensive data movement and enhancing overall computational speed and efficiency. Traditional CiM architectures execute MAC operations in the analog domain, employing an Analog-to-Digital converter (ADC) to convert the analog MAC values into digital outputs. However, these ADCs introduce a significant increase in area and power consumption, as well as introduce non-linearities. This work proposes a resonant time-domain compute-in-memory (TDC-CiM) architecture that eliminates the need for an ADC by using a time-to-digital converter (TDC) to digitize analog MAC results with lower power and area cost. A dedicated 8T SRAM cell enables reliable bitwise MAC operations, while the readout uses a 4-bit TDC with pulse-shrinking delay elements, achieving 1 GS/s sampling with a power consumption of only 1.25 mW. In addition, a weight-stationary data mapping strategy combined with an automated SRAM macro selection algorithm enables scalable and energy-efficient deployment across CNN workloads. Evaluation across six CNN models shows that the algorithm reduces inference energy consumption by up to 8× when scaling SRAM size from 32 KB to 256 KB, while maintaining minimal accuracy loss after quantization. The feasibility of the proposed architecture is validated on an 8 KB SRAM memory array using TSMC 28 nm technology. The proposed TDC-CiM architecture demonstrates a throughput of 320 GOPS with an energy efficiency of 38.46 TOPS/W.

Authors

Institutions

Publication Details

Journal
IEEE Journal on Emerging and Selected Topics in Circuits and Systems
Published
2025-01-01
DOI
https://doi.org/10.1109/jetcas.2025.3645585
Primary Topic
Advanced Memory and Neural Computing
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

TDC–CiM: Time–to–Digital Converter–Based Resonant Compute–in–Memory for INT8 CNNs with Layer–Optimized SRAM Mapping

Ignatius Bezzam, Dhandeep Challagundla, Riadul Islam
IEEE Journal on Emerging and Selected Topics in Circuits and Systems
Advanced Memory and Neural Computing
article

TDC–CiM: Time–to–Digital Converter–Based Resonant Compute–in–Memory for INT8 CNNs with Layer–Optimized SRAM Mapping

Ignatius Bezzam, Dhandeep Challagundla, Riadul Islam
article en

Abstract

In recent years, Compute-in-memory (CiM) architectures have emerged as a promising solution for deep neural network (NN) accelerators. Multiply-accumulate (MAC) is considered a <italic xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">de</i> facto unit operation in NNs. By leveraging the inherent parallel processing capabilities of CiM, NNs that require numerous MAC operations can be executed more efficiently. This is further facilitated by storing the weights in SRAM, reducing the need for extensive data movement and enhancing overall computational speed and efficiency. Traditional CiM architectures execute MAC operations in the analog domain, employing an Analog-to-Digital converter (ADC) to convert the analog MAC values into digital outputs. However, these ADCs introduce a significant increase in area and power consumption, as well as introduce non-linearities. This work proposes a resonant time-domain compute-in-memory (TDC-CiM) architecture that eliminates the need for an ADC by using a time-to-digital converter (TDC) to digitize analog MAC results with lower power and area cost. A dedicated 8T SRAM cell enables reliable bitwise MAC operations, while the readout uses a 4-bit TDC with pulse-shrinking delay elements, achieving 1 GS/s sampling with a power consumption of only 1.25 mW. In addition, a weight-stationary data mapping strategy combined with an automated SRAM macro selection algorithm enables scalable and energy-efficient deployment across CNN workloads. Evaluation across six CNN models shows that the algorithm reduces inference energy consumption by up to 8× when scaling SRAM size from 32 KB to 256 KB, while maintaining minimal accuracy loss after quantization. The feasibility of the proposed architecture is validated on an 8 KB SRAM memory array using TSMC 28 nm technology. The proposed TDC-CiM architecture demonstrates a throughput of 320 GOPS with an energy efficiency of 38.46 TOPS/W.

IEEE Journal on Emerging and Selected Topics in Circuits and Systems
Applied StemCell (United States) (US), University of Maryland, Baltimore County (US)
Openalex Percentile: Top 59%
Advanced Memory and Neural Computing
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.