Efficient total ionizing dose-aware standard cell characterization methodology for path-level timing performance in nanoscale digital circuit applications

As CMOS technology scales into the nanoscale regime, ensuring the reliability of digital circuits in radiation-rich environments has become a critical challenge. Standard cell libraries, which are foundational to digital design, are typically characterized using extensive SPICE simulations to capture gate delays as functions of input transition time and load capacitance. However, these libraries do not account for total ionizing dose (TID) effects, which are caused by prolonged exposure to ionizing radiation and introduce oxide-trapped charges and interface states that degrade key transistor parameters, such as threshold voltage and leakage current. This results in significant timing inaccuracies, compromising digital timing closure in mission-critical applications such as aerospace and nuclear electronics. In this work, we propose an efficient, TID-aware standard cell characterization methodology for nanoscale CMOS technologies that generates cell characterization data in standard Liberty format, enabling accurate prediction of timing closure under TID influence without incurring any SPICE simulation overhead. Our approach leverages well-calibrated 32 nm Synopsys<sup>©</sup>Sentaurus TCAD simulations and variation-aware analytical timing models to capture TID-induced degradation. These effects are incorporated into cell netlists through adjustments to the BSIM parameters to generate both pre- and post-radiation standard cell libraries. Validated using a set of reference designs, including ISCAS benchmark circuits, the proposed methodology achieves accurate path-level timing predictions under radiation while reducing SPICE simulation effort by approximately 81.25%. By bridging device-level radiation effects with cell-level timing abstraction, this scalable framework offers a practical solution for robust and radiation-resilient digital integrated circuit design in harsh environments.

Authors

Institutions

Publication Details

Journal
Nanotechnology
Published
2025-12-09
DOI
https://doi.org/10.1088/1361-6528/ae2a3c
Primary Topic
Radiation Effects in Electronics
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Efficient total ionizing dose-aware standard cell characterization methodology for path-level timing performance in nanoscale digital circuit applications

Ajoy Mandal, Lomash Chandra Acharya, Khoirom Johnson Singh, Subho Dasgupta et al.
Nanotechnology
Radiation Effects in Electronics
article

Efficient total ionizing dose-aware standard cell characterization methodology for path-level timing performance in nanoscale digital circuit applications

Ajoy Mandal, Lomash Chandra Acharya, Khoirom Johnson Singh, Subho Dasgupta, Mahipal Dargupally, Anand Bulusu, Neeraj Mishra, Abhishek Acharya, Arvind Sharma, Neha Gupta, Ramakrishnan Venkatraman
article en

Abstract

As CMOS technology scales into the nanoscale regime, ensuring the reliability of digital circuits in radiation-rich environments has become a critical challenge. Standard cell libraries, which are foundational to digital design, are typically characterized using extensive SPICE simulations to capture gate delays as functions of input transition time and load capacitance. However, these libraries do not account for total ionizing dose (TID) effects, which are caused by prolonged exposure to ionizing radiation and introduce oxide-trapped charges and interface states that degrade key transistor parameters, such as threshold voltage and leakage current. This results in significant timing inaccuracies, compromising digital timing closure in mission-critical applications such as aerospace and nuclear electronics. In this work, we propose an efficient, TID-aware standard cell characterization methodology for nanoscale CMOS technologies that generates cell characterization data in standard Liberty format, enabling accurate prediction of timing closure under TID influence without incurring any SPICE simulation overhead. Our approach leverages well-calibrated 32 nm Synopsys<sup>©</sup>Sentaurus TCAD simulations and variation-aware analytical timing models to capture TID-induced degradation. These effects are incorporated into cell netlists through adjustments to the BSIM parameters to generate both pre- and post-radiation standard cell libraries. Validated using a set of reference designs, including ISCAS benchmark circuits, the proposed methodology achieves accurate path-level timing predictions under radiation while reducing SPICE simulation effort by approximately 81.25%. By bridging device-level radiation effects with cell-level timing abstraction, this scalable framework offers a practical solution for robust and radiation-resilient digital integrated circuit design in harsh environments.

NanotechnologyVol. 37(4)
Indian Institute of Technology Roorkee (IN), Manipur University (IN), Imec the Netherlands (NL), Dialog Semiconductor (Germany) (DE), Sardar Vallabhbhai National Institute of Technology Surat (IN), Texas Instruments (India) (IN), IMEC (BE), Bangalore University (IN), Birla Institute of Technology and Science, Pilani (IN)
Openalex Percentile: Top 60%
Radiation Effects in Electronics
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.