Process Development of Copper Metallic Coating on Polished Silicon Wafers via Electroplating for Semiconductor Applications

Copper electroplating on semiconductor wafers is recognized as a critical process for realizing low-resistance and high-reliability metallic conductors in next-generation integrated circuits.In this work, a p-type semiconductor wafer was polished with sandpaper, and copper films were deposited using a plating solution developed by the research team, applying a half-wave rectified alternating current voltage.To examine the evolution of surface morphology and electrical properties, samples were prepared after deposition for 2, 5, 10, 20, 40, and 60 min.Microscopic analysis demonstrated that the 10 min sample retained polishing traces, whereas these marks disappeared in samples plated for longer than 20 min.At 40 and 60 min, the surface roughness became uniform in both vertical and horizontal directions.Scanning electron microscopy indicated that copper was not uniformly deposited until 20 min, while by 40 min the entire substrate was covered with a continuous copper layer.Cross-sectional observations showed that film thickness increased up to 10 min, achieved complete surface coverage by 40 min, and thickened further thereafter.X-ray diffraction analysis indicated that the (111) orientation was predominant and remained stable throughout the plating process.

Authors

Institutions

Publication Details

Journal
Applied Science and Convergence Technology
Published
2025-10-16
DOI
https://doi.org/10.5757/asct.2025.34.6.188
Primary Topic
Electrodeposition and Electroless Coatings
Type
article
Field-Weighted Citation Impact
0.00

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Process Development of Copper Metallic Coating on Polished Silicon Wafers via Electroplating for Semiconductor Applications

Moojin Kim, Sung‐Ki Min, Kyoung‐Bo Kim
Applied Science and Convergence Technology
Electrodeposition and Electroless Coatings
article

Process Development of Copper Metallic Coating on Polished Silicon Wafers via Electroplating for Semiconductor Applications

Moojin Kim, Sung‐Ki Min, Kyoung‐Bo Kim
article en

Abstract

Copper electroplating on semiconductor wafers is recognized as a critical process for realizing low-resistance and high-reliability metallic conductors in next-generation integrated circuits.In this work, a p-type semiconductor wafer was polished with sandpaper, and copper films were deposited using a plating solution developed by the research team, applying a half-wave rectified alternating current voltage.To examine the evolution of surface morphology and electrical properties, samples were prepared after deposition for 2, 5, 10, 20, 40, and 60 min.Microscopic analysis demonstrated that the 10 min sample retained polishing traces, whereas these marks disappeared in samples plated for longer than 20 min.At 40 and 60 min, the surface roughness became uniform in both vertical and horizontal directions.Scanning electron microscopy indicated that copper was not uniformly deposited until 20 min, while by 40 min the entire substrate was covered with a continuous copper layer.Cross-sectional observations showed that film thickness increased up to 10 min, achieved complete surface coverage by 40 min, and thickened further thereafter.X-ray diffraction analysis indicated that the (111) orientation was predominant and remained stable throughout the plating process.

Applied Science and Convergence TechnologyVol. 34(6)
Inha University (KR), Kangnam University (KR), Inha Technical College (KR)
National Research Foundation, National Research Foundation of Korea, Ministry of Education, India
Openalex Percentile: Top 62%
Electrodeposition and Electroless Coatings
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.