A Comparative Study of Digital Memristor‐Based Processing‐In‐Memory from a Device and Reliability Perspective

Abstract As data‐intensive applications increasingly strain conventional computing systems, processing‐in‐memory (PIM) has emerged as a promising paradigm to alleviate the memory wall by minimizing data transfer between memory and processing units. This review presents the recent advances in both stateful and non‐stateful logic techniques for PIM, focusing on emerging nonvolatile memory technologies such as resistive random‐access memory (RRAM), phase‐change memory (PCM), and magnetoresistive random‐access memory (MRAM). Both experimentally demonstrated and simulated logic designs are critically examined, highlighting key challenges in reliability and the role of device‐level optimization in enabling scalable and commercial viable PIM systems. The review begins with an overview of relevant logic families, memristive device types, and associated reliability metrics. Each logic family is then explored in terms of how it capitalizes on distinct device properties to implement logic techniques. A comparative table of representative device stacks and performance parameters illustrates trade‐offs and quality indicators. Through this comprehensive analysis, the development of optimized, robust memristive devices for next‐generation PIM applications is supported.

Authors

Institutions

Publication Details

Journal
Advanced Electronic Materials
Published
2025-11-24
DOI
https://doi.org/10.1002/aelm.202500348
Primary Topic
Advanced Memory and Neural Computing
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Comparative Study of Digital Memristor‐Based Processing‐In‐Memory from a Device and Reliability Perspective

Lior Kornblum, Shahar Kvatinsky, Pedram Khalili Amiri, Thomas Neuner et al.
Advanced Electronic Materials
Advanced Memory and Neural Computing
article

A Comparative Study of Digital Memristor‐Based Processing‐In‐Memory from a Device and Reliability Perspective

Lior Kornblum, Shahar Kvatinsky, Pedram Khalili Amiri, Thomas Neuner, Henriette Padberg, Eilam Yalon
article en

Abstract

Abstract As data‐intensive applications increasingly strain conventional computing systems, processing‐in‐memory (PIM) has emerged as a promising paradigm to alleviate the memory wall by minimizing data transfer between memory and processing units. This review presents the recent advances in both stateful and non‐stateful logic techniques for PIM, focusing on emerging nonvolatile memory technologies such as resistive random‐access memory (RRAM), phase‐change memory (PCM), and magnetoresistive random‐access memory (MRAM). Both experimentally demonstrated and simulated logic designs are critically examined, highlighting key challenges in reliability and the role of device‐level optimization in enabling scalable and commercial viable PIM systems. The review begins with an overview of relevant logic families, memristive device types, and associated reliability metrics. Each logic family is then explored in terms of how it capitalizes on distinct device properties to implement logic techniques. A comparative table of representative device stacks and performance parameters illustrates trade‐offs and quality indicators. Through this comprehensive analysis, the development of optimized, robust memristive devices for next‐generation PIM applications is supported.

Advanced Electronic MaterialsVol. 12(1)
Northwestern University (US), Technion – Israel Institute of Technology (IL)
Openalex Percentile: Top 64%
Advanced Memory and Neural Computing
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.