Numerical Analysis of Flow Uniformity in Fan-Out Wafer-Level Packaging Chambers Considering Inlet Shape and Baffle Configuration

Fan-out wafer-level packaging (FOWLP) is an advanced packaging technology that supports high integration and miniaturization of semiconductor devices. In thermal processes, such as soft bake, chamber-internal flow behavior strongly influences wafer temperature uniformity and process reliability. While most previous studies have focused on material properties and thermal stress, quantitative evaluations of flow characteristics inside chambers are limited. This study conducted steady-state computational fluid dynamics (CFD) simulations using ANSYS Fluent<sup>®</sup> to investigate the effects of inlet geometry (hole or slit) and the presence or absence of a baffle structure on the internal flow. Velocity and pressure distributions across the wafer surface were analyzed to assess flow uniformity. The results demonstrate that baffle placement and chamber geometry significantly affect flow stability and distribution. Thus, this work provides fundamental insights into optimizing chamber designs, by identifying key flow variables essential for achieving uniform thermal processing in wafer-level manufacturing systems.

Authors

Publication Details

Journal
Journal of The Korean Society of Manufacturing Technology Engineers
Published
2025-10-15
DOI
https://doi.org/10.7735/ksmte.2025.34.5.280
Primary Topic
Vibration and Dynamic Analysis
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Numerical Analysis of Flow Uniformity in Fan-Out Wafer-Level Packaging Chambers Considering Inlet Shape and Baffle Configuration

Seung-Mo Kim, Dong Hyup Jeon, Junyoung Lee
Journal of The Korean Society of Manufacturing Technology Engineers
Vibration and Dynamic Analysis
article

Numerical Analysis of Flow Uniformity in Fan-Out Wafer-Level Packaging Chambers Considering Inlet Shape and Baffle Configuration

Seung-Mo Kim, Dong Hyup Jeon, Junyoung Lee
article en

Abstract

Fan-out wafer-level packaging (FOWLP) is an advanced packaging technology that supports high integration and miniaturization of semiconductor devices. In thermal processes, such as soft bake, chamber-internal flow behavior strongly influences wafer temperature uniformity and process reliability. While most previous studies have focused on material properties and thermal stress, quantitative evaluations of flow characteristics inside chambers are limited. This study conducted steady-state computational fluid dynamics (CFD) simulations using ANSYS Fluent<sup>®</sup> to investigate the effects of inlet geometry (hole or slit) and the presence or absence of a baffle structure on the internal flow. Velocity and pressure distributions across the wafer surface were analyzed to assess flow uniformity. The results demonstrate that baffle placement and chamber geometry significantly affect flow stability and distribution. Thus, this work provides fundamental insights into optimizing chamber designs, by identifying key flow variables essential for achieving uniform thermal processing in wafer-level manufacturing systems.

Journal of The Korean Society of Manufacturing Technology EngineersVol. 34(5)
Openalex Percentile: Top 61%
Vibration and Dynamic Analysis
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Numerical Analysis of Flow Uniformity in Fan-Out Wafer-Level Packaging Chambers Considering Inlet Shape and Baffle Configuration — Seung-Mo Kim, Dong Hyup Jeon, et al. · Journal of The Korean Society of Manufacturing Technology Engineers (2025) | TGRS Research Map | TGRS