An improved 48 V-to-1 V buck converter featuring transient response enhancement

This study introduces an enhanced buck converter topology with integrated transient enhancement capability (TE-DSD) designed for high-ratio voltage conversion from 48 V input to precisely regulated 1 V output. The proposed architecture employs a multi-phase switched-inductance configuration that ensures current balancing across interleaved channels during steady-state operation through synchronized switching control and optimized magnetic coupling. A key feature is the advanced transient enhancement mode. This mode dynamically modifies switching node voltages through adaptive gate drive sequencing. It achieves precisely controlled elevation of inductive excitation voltages during load transients. This strategic voltage elevation mechanism substantially improves current slew rates while maintaining converter stability boundaries. Experimental validation under 10A load step conditions confirms the topology’s transient performance advantages, demonstrating quantifiable improvements of 39.4% in output voltage deviation suppression and 33.3% reduction in transient recovery duration when compared with conventional dual-phase switched-inductance (DSD) converter configurations. The topology maintains output voltage adjustability across the 1 V operational range while preserving current-sharing characteristics essential for thermal management in high-current applications.

Authors

Institutions

Publication Details

Journal
Journal of Computational Methods in Sciences and Engineering
Published
2025-10-17
DOI
https://doi.org/10.1177/14727978251385131
Primary Topic
Multilevel Inverters and Converters
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

An improved 48 V-to-1 V buck converter featuring transient response enhancement

Yanhui Sun
Journal of Computational Methods in Sciences and Engineering
Multilevel Inverters and Converters
article

An improved 48 V-to-1 V buck converter featuring transient response enhancement

Yanhui Sun
article en

Abstract

This study introduces an enhanced buck converter topology with integrated transient enhancement capability (TE-DSD) designed for high-ratio voltage conversion from 48 V input to precisely regulated 1 V output. The proposed architecture employs a multi-phase switched-inductance configuration that ensures current balancing across interleaved channels during steady-state operation through synchronized switching control and optimized magnetic coupling. A key feature is the advanced transient enhancement mode. This mode dynamically modifies switching node voltages through adaptive gate drive sequencing. It achieves precisely controlled elevation of inductive excitation voltages during load transients. This strategic voltage elevation mechanism substantially improves current slew rates while maintaining converter stability boundaries. Experimental validation under 10A load step conditions confirms the topology’s transient performance advantages, demonstrating quantifiable improvements of 39.4% in output voltage deviation suppression and 33.3% reduction in transient recovery duration when compared with conventional dual-phase switched-inductance (DSD) converter configurations. The topology maintains output voltage adjustability across the 1 V operational range while preserving current-sharing characteristics essential for thermal management in high-current applications.

Journal of Computational Methods in Sciences and Engineering
Qingdao University (CN), Shandong University (CN)
Openalex Percentile: Top 71%
Multilevel Inverters and Converters
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.