Study of Defect-Induced Noise in Advanced MOSFETs for Cryogenic Operation

Relevant to the cryogenic operation of CMOS integrated circuits, random telegraph noise (RTN) temperature dependence was investigated using FinFET devices fabricated using Samsung’s 14-nm process technology. Transistor drive current degradation due to trapped charge in the gate oxide is experimentally observed to worsen with decreasing temperature. A newfound dependence of trap capture and emission rates on drain voltage is observed and explained. Technology computer-aided design (TCAD) simulations using models calibrated to the measured data are then performed to investigate trends in RTN temperature dependence with transistor scaling (3-nm FinFET) and evolution [2-nm gate-all-around field-effect transistor (GAAFET)].

Authors

Institutions

Publication Details

Journal
IEEE Transactions on Electron Devices
Published
2025-10-14
DOI
https://doi.org/10.1109/ted.2025.3613466
Primary Topic
Integrated Circuits and Semiconductor Failure Analysis
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Study of Defect-Induced Noise in Advanced MOSFETs for Cryogenic Operation

Tsu‐Jae King Liu, Dasom Lee
IEEE Transactions on Electron Devices
Integrated Circuits and Semiconductor Failure Analysis
article

Study of Defect-Induced Noise in Advanced MOSFETs for Cryogenic Operation

Tsu‐Jae King Liu, Dasom Lee
article en

Abstract

Relevant to the cryogenic operation of CMOS integrated circuits, random telegraph noise (RTN) temperature dependence was investigated using FinFET devices fabricated using Samsung’s 14-nm process technology. Transistor drive current degradation due to trapped charge in the gate oxide is experimentally observed to worsen with decreasing temperature. A newfound dependence of trap capture and emission rates on drain voltage is observed and explained. Technology computer-aided design (TCAD) simulations using models calibrated to the measured data are then performed to investigate trends in RTN temperature dependence with transistor scaling (3-nm FinFET) and evolution [2-nm gate-all-around field-effect transistor (GAAFET)].

IEEE Transactions on Electron DevicesVol. 72(11)
University of California, Berkeley (US)
Openalex Percentile: Top 71%
Integrated Circuits and Semiconductor Failure Analysis
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.