Dynamic Voltage Boost 9L Common Ground Inverter with Low Voltage Stress

This paper presents a nine-level dynamic boosting ability switched capacitor (9L-DB-SC) inverter topology for medium-voltage applications, featuring low switching devices. The main advantage of this topology is its utilisation of 11 switches, 2 diodes, and 3 switched capacitors to achieve nine output levels with dynamic voltage boosting. The proposed topology effectively balances the conventional trade-off between utilising fewer components with higher voltage stress and using more components with lower individual voltage stress. In this design, the maximum current stress of the switches does not exceed the current stress of the capacitors. The key features of the topology are verified through simulation studies, followed by experimental analysis. A comparison study is done to demonstrate the advantages of the proposed inverter.

Authors

Institutions

Publication Details

Published
2025-08-07
DOI
https://doi.org/10.1109/iccpct65132.2025.11176623
Primary Topic
Multilevel Inverters and Converters
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Dynamic Voltage Boost 9L Common Ground Inverter with Low Voltage Stress

Sailaja Kesiraju, L Anbarasu, G. Naveen, N Gopinath et al.
Multilevel Inverters and Converters
article

Dynamic Voltage Boost 9L Common Ground Inverter with Low Voltage Stress

Sailaja Kesiraju, L Anbarasu, G. Naveen, N Gopinath, I. Cephas, Prakash Shunmugam
article en

Abstract

This paper presents a nine-level dynamic boosting ability switched capacitor (9L-DB-SC) inverter topology for medium-voltage applications, featuring low switching devices. The main advantage of this topology is its utilisation of 11 switches, 2 diodes, and 3 switched capacitors to achieve nine output levels with dynamic voltage boosting. The proposed topology effectively balances the conventional trade-off between utilising fewer components with higher voltage stress and using more components with lower individual voltage stress. In this design, the maximum current stress of the switches does not exceed the current stress of the capacitors. The key features of the topology are verified through simulation studies, followed by experimental analysis. A comparison study is done to demonstrate the advantages of the proposed inverter.

Jawaharlal Nehru Technological University, Hyderabad (IN), Aarupadai Veedu Medical College & Hospital (IN), St. Joseph's Institute of Technology (IN)
Openalex Percentile: Top 72%
Multilevel Inverters and Converters
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Dynamic Voltage Boost 9L Common Ground Inverter with Low Voltage Stress — Sailaja Kesiraju, L Anbarasu, et al. · (2025) | TGRS Research Map | TGRS