BBBNN: Bernoulli binary Bayesian neural network accelerator toward edge explainable AI inference

This paper proposes a hardware architecture for edge AI applications of Bayesian neural networks, enabling uncertainty evaluation in neural network inference outputs. A lightweight and highly efficient architecture originally designed for binary neural networks is extended to support Bayesian inference by introducing Monte Carlo sampling based on the Bernoulli distribution instead of the Gaussian distribution, thereby eliminating multiplication by restricting weights to binary values (-1/+1). The random number generators required for Monte Carlo sampling are also significantly downsized by sharing bitstreams. The FPGA prototype demonstrates a high simulated efficiency of 63.08 GOPS/W at 50 MHz.

Authors

Institutions

Publication Details

Journal
Nonlinear Theory and Its Applications IEICE
Published
2025-01-01
DOI
https://doi.org/10.1587/nolta.16.788
Primary Topic
Neural Networks and Applications
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

BBBNN: Bernoulli binary Bayesian neural network accelerator toward edge explainable AI inference

Kota Ando, Taisei Saito, Tetsuya Asai
Nonlinear Theory and Its Applications IEICE
Neural Networks and Applications
article

BBBNN: Bernoulli binary Bayesian neural network accelerator toward edge explainable AI inference

Kota Ando, Taisei Saito, Tetsuya Asai
article en

Abstract

This paper proposes a hardware architecture for edge AI applications of Bayesian neural networks, enabling uncertainty evaluation in neural network inference outputs. A lightweight and highly efficient architecture originally designed for binary neural networks is extended to support Bayesian inference by introducing Monte Carlo sampling based on the Bernoulli distribution instead of the Gaussian distribution, thereby eliminating multiplication by restricting weights to binary values (-1/+1). The random number generators required for Monte Carlo sampling are also significantly downsized by sharing bitstreams. The FPGA prototype demonstrates a high simulated efficiency of 63.08 GOPS/W at 50 MHz.

Nonlinear Theory and Its Applications IEICEVol. 16(4)
Hokkaido University (JP)
Openalex Percentile: Top 86%
Neural Networks and Applications
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.