Memory-Efficient Spiking Neural Networks Using MLC FeFETs and Mixed Quantization

This paper proposes a memory-efficient approach for Spiking Neural Networks (SNNs) using mixed quantization and Multi-Level Cell (MLC) FeFETs in in-memory computing (IMC) architectures. By assigning higher precision to more sensitive layers, we minimize memory usage without compromising accuracy. We further optimize memory through a mixed MLC/SLC configuration, storing less significant bits in MLCs and critical bits in SLCs, reducing the memory footprint while maintaining network performance. Additionally, error-aware training techniques, including Fault-Aware Weight Regularization, are employed to improve robustness against MLC-induced errors. Experimental results demonstrate substantial memory reductions, improved error resilience, and high accuracy retention, making this approach well-suited for energy-efficient edge AI applications.

Authors

Institutions

Publication Details

Published
2025-04-28
DOI
https://doi.org/10.1109/aicas64808.2025.11173115
Primary Topic
Advanced Memory and Neural Computing
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Memory-Efficient Spiking Neural Networks Using MLC FeFETs and Mixed Quantization

Franz Müller, Nandakishor Yadav, Alptekin Vardar, Thomas Kämpfe et al.
Advanced Memory and Neural Computing
article

Memory-Efficient Spiking Neural Networks Using MLC FeFETs and Mixed Quantization

Franz Müller, Nandakishor Yadav, Alptekin Vardar, Thomas Kämpfe, Nellie Laleni, Gonzalo Cuñarro
article en

Abstract

This paper proposes a memory-efficient approach for Spiking Neural Networks (SNNs) using mixed quantization and Multi-Level Cell (MLC) FeFETs in in-memory computing (IMC) architectures. By assigning higher precision to more sensitive layers, we minimize memory usage without compromising accuracy. We further optimize memory through a mixed MLC/SLC configuration, storing less significant bits in MLCs and critical bits in SLCs, reducing the memory footprint while maintaining network performance. Additionally, error-aware training techniques, including Fault-Aware Weight Regularization, are employed to improve robustness against MLC-induced errors. Experimental results demonstrate substantial memory reductions, improved error resilience, and high accuracy retention, making this approach well-suited for energy-efficient edge AI applications.

Fraunhofer Institute for Photonic Microsystems (DE)
Openalex Percentile: Top 74%
Advanced Memory and Neural Computing
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.