Fast and Simple Pre-Design of Decoupling Capacitors Using Reinforcement Learning

In this paper, we propose a reinforcement learning (RL)-based methodology for the pre-design of decoupling capacitors (decaps) in power distribution networks (PDNs). The method aims to optimize the quantity and size of decaps across the PCB, package (PKG), and chip to meet target specifications of ripple voltage and power supply-induced jitter (PSIJ). By utilizing RL, the approach rapidly estimates the decap configuration without needing retraining for different RLC profiles, enhancing design efficiency. Compared to traditional genetic algorithms (GA), the proposed RL-based method significantly improves both performance and computational efficiency, achieving optimal results with over 10 times faster inference time. This approach is particularly useful in the early stages of design, where estimating the required decap quantity is more critical than determining precise placement. The results validate the effectiveness of RL in optimizing decap design for diverse product scenarios.

Authors

Institutions

Publication Details

Published
2025-08-18
DOI
https://doi.org/10.1109/emcsipi52291.2025.11170277
Primary Topic
Analog and Mixed-Signal Circuit Design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Fast and Simple Pre-Design of Decoupling Capacitors Using Reinforcement Learning

Hyunwoo Kim, Young-Jun Ko, Hyunah Park, Seokwoo Hong et al.
Analog and Mixed-Signal Circuit Design
article

Fast and Simple Pre-Design of Decoupling Capacitors Using Reinforcement Learning

Hyunwoo Kim, Young-Jun Ko, Hyunah Park, Seokwoo Hong, Joungho Kim, Taein Shin, Jinwook Song, Jung-Hyun Lee, Haeseok Suh, Seonguk Choi, Keunwoo Kim
article en

Abstract

In this paper, we propose a reinforcement learning (RL)-based methodology for the pre-design of decoupling capacitors (decaps) in power distribution networks (PDNs). The method aims to optimize the quantity and size of decaps across the PCB, package (PKG), and chip to meet target specifications of ripple voltage and power supply-induced jitter (PSIJ). By utilizing RL, the approach rapidly estimates the decap configuration without needing retraining for different RLC profiles, enhancing design efficiency. Compared to traditional genetic algorithms (GA), the proposed RL-based method significantly improves both performance and computational efficiency, achieving optimal results with over 10 times faster inference time. This approach is particularly useful in the early stages of design, where estimating the required decap quantity is more critical than determining precise placement. The results validate the effectiveness of RL in optimizing decap design for diverse product scenarios.

Korea Advanced Institute of Science and Technology (KR), Samsung (South Korea) (KR)
Openalex Percentile: Top 75%
Analog and Mixed-Signal Circuit Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Fast and Simple Pre-Design of Decoupling Capacitors Using Reinforcement Learning — Hyunwoo Kim, Young-Jun Ko, et al. · (2025) | TGRS Research Map | TGRS