Performance Analysis of Voltage Second Generation Current Conveyor

Analog signal processing systems heavily depend on voltage second-generation current conveyors (VCII). The designed study explores VCII analysis followed by power and voltage improvements for ultra-low operational specifications. The proposed design applies bulk-driven MOSFETs operated in the subthreshold region as part of a mixed CMOS and FinFET technology infrastructure. The circuit design achieves wide voltage and current input capabilities in combination with low power requirements through this approach. The three technological frameworks, 180nm, 90nm CMOS, and 18nm FinFET, help evaluate and deploy the circuit. The simulation data demonstrates higher linearity, decreased voltage and current errors, and minimal static power usage at 184.95 nW. Under 18nm FinFET technology, the circuit operates with a 10nA bias current and 0.28 V supply voltage.

Authors

Institutions

Publication Details

Published
2025-05-15
DOI
https://doi.org/10.1109/ic2e365635.2025.11167145
Primary Topic
Advanced Battery Technologies Research
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Performance Analysis of Voltage Second Generation Current Conveyor

Baljit Kaur, Dhandapani Vaithiyanathan, Manoj Kumar, Shubham Kumar Singh
Advanced Battery Technologies Research
article

Performance Analysis of Voltage Second Generation Current Conveyor

Baljit Kaur, Dhandapani Vaithiyanathan, Manoj Kumar, Shubham Kumar Singh
article en

Abstract

Analog signal processing systems heavily depend on voltage second-generation current conveyors (VCII). The designed study explores VCII analysis followed by power and voltage improvements for ultra-low operational specifications. The proposed design applies bulk-driven MOSFETs operated in the subthreshold region as part of a mixed CMOS and FinFET technology infrastructure. The circuit design achieves wide voltage and current input capabilities in combination with low power requirements through this approach. The three technological frameworks, 180nm, 90nm CMOS, and 18nm FinFET, help evaluate and deploy the circuit. The simulation data demonstrates higher linearity, decreased voltage and current errors, and minimal static power usage at 184.95 nW. Under 18nm FinFET technology, the circuit operates with a 10nA bias current and 0.28 V supply voltage.

National Institute of Technology Delhi (IN)
Openalex Percentile: Top 72%
Advanced Battery Technologies Research
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Performance Analysis of Voltage Second Generation Current Conveyor — Baljit Kaur, Dhandapani Vaithiyanathan, et al. · (2025) | TGRS Research Map | TGRS