HPC Packaging Platform Including Compression Molding

Efficient high-performance computing (HPC), especially for applications in the field of artificial intelligence, requires the use of specialized computing and memory chips, short transmission paths and high packing densities. A key technology for HPC is therefore the integration of processors and memory stacks in a single System-in-Package (SiP) using silicon-based interposers. Manufacturing concepts have been developed for such a package, each of which utilizes different process flows to build an HPC module. Following a holistic approach, the process flow is evaluated from the processing of the interposer with high density organic redistribution layers, compression molding and balling. Evaluation methods were defined for the individual process steps and criteria established to enable the selection of suitable process steps and combinations for an optimized package. The process flow options were realized and analyzed for a reference HPC module. An important parameter for all these process steps is warpage, since an exceeding warpage can make processing impossible. For compression molding, a key process step, the influence of different materials and process parameters on the warpage was therefore investigated. The results of the process development are presented for the backend process flow with an emphasis on compression molding process step, an evaluation of the process variants is carried out according to the previously developed criteria and the most suitable variant of the process step for later production is selected on this basis.

Authors

Institutions

Publication Details

Journal
Journal of Microelectronics and Electronic Packaging
Published
2025-09-15
DOI
https://doi.org/10.4071/001c.143003
Primary Topic
3D IC and TSV technologies
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

HPC Packaging Platform Including Compression Molding

Michael Schiffer, Tanja Braun, Marius Adler, Martin Schneider-Ramelow et al.
Journal of Microelectronics and Electronic Packaging
3D IC and TSV technologies
article

HPC Packaging Platform Including Compression Molding

Michael Schiffer, Tanja Braun, Marius Adler, Martin Schneider-Ramelow, Kai Zoschke, Uwe Maaß, Karl‐Friedrich Becker, Ivan Ndip, Ole Hoelck, A. Gaebler
article en

Abstract

Efficient high-performance computing (HPC), especially for applications in the field of artificial intelligence, requires the use of specialized computing and memory chips, short transmission paths and high packing densities. A key technology for HPC is therefore the integration of processors and memory stacks in a single System-in-Package (SiP) using silicon-based interposers. Manufacturing concepts have been developed for such a package, each of which utilizes different process flows to build an HPC module. Following a holistic approach, the process flow is evaluated from the processing of the interposer with high density organic redistribution layers, compression molding and balling. Evaluation methods were defined for the individual process steps and criteria established to enable the selection of suitable process steps and combinations for an optimized package. The process flow options were realized and analyzed for a reference HPC module. An important parameter for all these process steps is warpage, since an exceeding warpage can make processing impossible. For compression molding, a key process step, the influence of different materials and process parameters on the warpage was therefore investigated. The results of the process development are presented for the backend process flow with an emphasis on compression molding process step, an evaluation of the process variants is carried out according to the previously developed criteria and the most suitable variant of the process step for later production is selected on this basis.

Journal of Microelectronics and Electronic PackagingVol. 22(3)
Fraunhofer Institute for Reliability and Microintegration (DE), Technische Universität Berlin (DE)
Openalex Percentile: Top 75%
3D IC and TSV technologies
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

HPC Packaging Platform Including Compression Molding — Michael Schiffer, Tanja Braun, et al. · Journal of Microelectronics and Electronic Packaging (2025) | TGRS Research Map | TGRS