Effect of electroplating current density and post-annealing on the warpage and reliability of redistribution layer for advanced semiconductor package

• Electroplating current density and post-annealing conditions significantly affected the residual stress formation in the redistribution layer structure. • The optimized step plating reduced warpage by about 20% and increased fatigue life by about 10% compared with uniform plating under identical average current density conditions. • The post-annealing process near the glass transition temperature reduced warpage by more than 60% and enhanced fatigue life by over 10% through stress relaxation based on the viscoelastic behavior of the photo-imageable dielectric layer. • Fatigue reliability was evaluated through thermal cycling and Goodman analysis, showing good agreement with the stress behavior obtained by finite element analysis. In this study, the warpage and thermal fatigue reliability of the redistribution layer (RDL) were improved by optimizing the electroplating current density and post-annealing process to control residual stress. The residual stress of the electroplated copper layer and the cure shrinkage of the photo-imageable dielectric (PID) were evaluated using bi-layer beam specimens designed based on Timoshenko beam theory. To analyze the mechanism of residual stress generation in the copper layer, the grain size was quantified using X-ray diffraction (XRD) and the coefficient of thermal expansion (CTE) was measured using a thermomechanical analyzer (TMA). Warpage and thermal fatigue reliability were evaluated under varying electroplating current densities and post-annealing conditions. These experimental results were validated by comparing them with stress analysis data obtained through finite element analysis (FEA). In the RDL structure, the optimized current density condition effectively reduced the residual tensile stress in the electroplated copper layer and improved both warpage and thermal fatigue life. In addition, the post-annealing relieved cure shrinkage-induced stress in the PID, enhancing the reliability of the RDL structure. The results of this study are expected to contribute to improved yield and thermomechanical reliability in advanced semiconductor packages.

Authors

Institutions

Publication Details

Journal
Materials & Design
Published
2025-09-16
DOI
https://doi.org/10.1016/j.matdes.2025.114732
Primary Topic
3D IC and TSV technologies
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Effect of electroplating current density and post-annealing on the warpage and reliability of redistribution layer for advanced semiconductor package

Jong‐In Shim, T. G. Kim, Tae‐Hoon Kim, Sang-Il Kim et al.
Materials & Design
3D IC and TSV technologies
article

Effect of electroplating current density and post-annealing on the warpage and reliability of redistribution layer for advanced semiconductor package

Jong‐In Shim, T. G. Kim, Tae‐Hoon Kim, Sang-Il Kim, Hak‐Sung Kim, Ju-Hyun Baek
article en

Abstract

• Electroplating current density and post-annealing conditions significantly affected the residual stress formation in the redistribution layer structure. • The optimized step plating reduced warpage by about 20% and increased fatigue life by about 10% compared with uniform plating under identical average current density conditions. • The post-annealing process near the glass transition temperature reduced warpage by more than 60% and enhanced fatigue life by over 10% through stress relaxation based on the viscoelastic behavior of the photo-imageable dielectric layer. • Fatigue reliability was evaluated through thermal cycling and Goodman analysis, showing good agreement with the stress behavior obtained by finite element analysis. In this study, the warpage and thermal fatigue reliability of the redistribution layer (RDL) were improved by optimizing the electroplating current density and post-annealing process to control residual stress. The residual stress of the electroplated copper layer and the cure shrinkage of the photo-imageable dielectric (PID) were evaluated using bi-layer beam specimens designed based on Timoshenko beam theory. To analyze the mechanism of residual stress generation in the copper layer, the grain size was quantified using X-ray diffraction (XRD) and the coefficient of thermal expansion (CTE) was measured using a thermomechanical analyzer (TMA). Warpage and thermal fatigue reliability were evaluated under varying electroplating current densities and post-annealing conditions. These experimental results were validated by comparing them with stress analysis data obtained through finite element analysis (FEA). In the RDL structure, the optimized current density condition effectively reduced the residual tensile stress in the electroplated copper layer and improved both warpage and thermal fatigue life. In addition, the post-annealing relieved cure shrinkage-induced stress in the PID, enhancing the reliability of the RDL structure. The results of this study are expected to contribute to improved yield and thermomechanical reliability in advanced semiconductor packages.

Materials & DesignVol. 259
Samsung (South Korea) (KR), Hanyang University (KR)
Openalex Percentile: Top 76%
3D IC and TSV technologies
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.