Late Breaking Results: FPGen-3D: Automated Framework for 3D-FPGA Architecture Generation and Exploration

In this work, we propose FPGen-3D, an automated framework for 3D field-programmable gate arrays (FPGA) architecture generation and exploration. FPGen-3D generates custom 3D FPGA fabrics based on user-defined architectural parameters, producing synthesizable register-transfer level (RTL) code, routing results, and programming bitstreams, enabling efficient navigation of the 3D FPGA design space. We demonstrate its capabilities through a case study of generating and exploring various vertical connection strategies via 3D switch blocks (SB) and 3D configurable logic block (CLB). Results show that 3D FPGAs can achieve lower wire length than traditional 2D FPGAs with a decrease of up to $\mathbf{1 8. 5 \%}$.

Authors

Institutions

Publication Details

Published
2025-06-22
DOI
https://doi.org/10.1109/dac63849.2025.11133321
Primary Topic
Embedded Systems Design Techniques
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Late Breaking Results: FPGen-3D: Automated Framework for 3D-FPGA Architecture Generation and Exploration

Cong Hao, Ismael Youssef
Embedded Systems Design Techniques
article

Late Breaking Results: FPGen-3D: Automated Framework for 3D-FPGA Architecture Generation and Exploration

Cong Hao, Ismael Youssef
article en

Abstract

In this work, we propose FPGen-3D, an automated framework for 3D field-programmable gate arrays (FPGA) architecture generation and exploration. FPGen-3D generates custom 3D FPGA fabrics based on user-defined architectural parameters, producing synthesizable register-transfer level (RTL) code, routing results, and programming bitstreams, enabling efficient navigation of the 3D FPGA design space. We demonstrate its capabilities through a case study of generating and exploring various vertical connection strategies via 3D switch blocks (SB) and 3D configurable logic block (CLB). Results show that 3D FPGAs can achieve lower wire length than traditional 2D FPGAs with a decrease of up to $\mathbf{1 8. 5 \%}$.

Georgia Institute of Technology (US)
Openalex Percentile: Top 73%
Embedded Systems Design Techniques
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.