Late Breaking Results: Hybrid Logic Optimization with Predictive Self-Supervision

Hybrid optimization is an emerging approach in logic synthesis, focusing on applying diverse optimization methods to different parts of a logic circuit. This paper analyzes the relationship between each vertex and its corresponding optimization method. We extract a subgraph centered on each vertex and quantify the logic optimization results of these subgraphs as vertex features. Based on these features, we propose a circuit partitioning method to cluster the logic circuit, enabling the final optimized circuit to be constructed by merging clusters optimized with their respective methods. Additionally, we introduce a self-supervised prediction model to efficiently obtain vertex features. The experimental results targeting LUT mapping demonstrate that our method achieves improvements of $8.48 \%$ in area and 9.81% in delay compared to the state-of-the-art.

Authors

Institutions

Publication Details

Published
2025-06-22
DOI
https://doi.org/10.1109/dac63849.2025.11132399
Citations
1
Primary Topic
Business Process Modeling and Analysis
Type
article
Field-Weighted Citation Impact
2.28
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Late Breaking Results: Hybrid Logic Optimization with Predictive Self-Supervision

Qi Xu, Rongliang Fu, Junying Huang, Tsung-Yi Ho et al.
1 citations
Business Process Modeling and Analysis
2.28
article

Late Breaking Results: Hybrid Logic Optimization with Predictive Self-Supervision

Qi Xu, Rongliang Fu, Junying Huang, Tsung-Yi Ho, Zhengyuan Shi, Zheng Zeng, Yuan Pu, Ran Zhang
article en
1 citations

Abstract

Hybrid optimization is an emerging approach in logic synthesis, focusing on applying diverse optimization methods to different parts of a logic circuit. This paper analyzes the relationship between each vertex and its corresponding optimization method. We extract a subgraph centered on each vertex and quantify the logic optimization results of these subgraphs as vertex features. Based on these features, we propose a circuit partitioning method to cluster the logic circuit, enabling the final optimized circuit to be constructed by merging clusters optimized with their respective methods. Additionally, we introduce a self-supervised prediction model to efficiently obtain vertex features. The experimental results targeting LUT mapping demonstrate that our method achieves improvements of $8.48 \%$ in area and 9.81% in delay compared to the state-of-the-art.

Chinese University of Hong Kong (HK), Institute of Computing Technology (CN)
Openalex Percentile: Top 9%
Business Process Modeling and Analysis
2.28
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.