Comparative Analysis of Timing Parameters in Reconfigurable Devices

This paper presents a comprehensive analysis of hardware security, focusing on the vulnerabilities of field-programmable gate arrays (FPGAs) and the challenges posed by counterfeit and spurious chips. This study examines the potential threats posed by untrustworthy third parties in the design flow, and discusses the implementation of logic locking as a key technique in hardware security. In addition, the power and timing parameters from the xc7a35tcpg236-1 (Basys 3), xc7s100fgga676-2 (Spartan 7 Boolean Board), and Zynq ultra-scale mpsoc zcu104 were compared. The proposed methodology involves evaluating the performance of FPGAs using an int2float benchmark circuit on three devices. Moreover, this work also addresses emerging threats and the need for efficient FPGA devices to enhance security and performance. Furthermore, this paper highlights the importance of ensuring the authenticity of integrated chips in national security systems and emphasizes the significance of maintaining the integrity and security of the supply chain when dealing with critical or safety-critical systems.

Authors

Institutions

Publication Details

Published
2025-06-27
DOI
https://doi.org/10.1109/apci65531.2025.11136822
Primary Topic
Embedded Systems Design Techniques
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Comparative Analysis of Timing Parameters in Reconfigurable Devices

Manjith Baby Chellam, Aksa David
Embedded Systems Design Techniques
article

Comparative Analysis of Timing Parameters in Reconfigurable Devices

Manjith Baby Chellam, Aksa David
article en

Abstract

This paper presents a comprehensive analysis of hardware security, focusing on the vulnerabilities of field-programmable gate arrays (FPGAs) and the challenges posed by counterfeit and spurious chips. This study examines the potential threats posed by untrustworthy third parties in the design flow, and discusses the implementation of logic locking as a key technique in hardware security. In addition, the power and timing parameters from the xc7a35tcpg236-1 (Basys 3), xc7s100fgga676-2 (Spartan 7 Boolean Board), and Zynq ultra-scale mpsoc zcu104 were compared. The proposed methodology involves evaluating the performance of FPGAs using an int2float benchmark circuit on three devices. Moreover, this work also addresses emerging threats and the need for efficient FPGA devices to enhance security and performance. Furthermore, this paper highlights the importance of ensuring the authenticity of integrated chips in national security systems and emphasizes the significance of maintaining the integrity and security of the supply chain when dealing with critical or safety-critical systems.

Rubber Board (IN), Indian Institute of Information Technology and Management, Kerala (IN)
Openalex Percentile: Top 75%
Embedded Systems Design Techniques
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Comparative Analysis of Timing Parameters in Reconfigurable Devices — Manjith Baby Chellam, Aksa David · (2025) | TGRS Research Map | TGRS