Oxide-Trapped-Charge-Induced Gate-Diagonal Tunneling Suppression of Gate-Normal Tunnel Field-Effect Transistors

We analyze the suppression of gate-diagonal tunneling by an oxide-trapped charge in gate-normal tunneling field effect transistors (TFETs). It is observed that the gate-diagonal tunneling occurring ahead of gate-normal tunneling can be alleviated by trapping electrons in the gate insulator over the channel region. Oxide-trapped charges can be generated by process technologies or hot carrier injections. Because the trapped electrons screen the gate voltage effectively and weaken the gate controllability over the gate-diagonal tunneling region, the achieved subthreshold swing and on-current are 27-% lower and 2.89x higher than those of conventional gate-normal TFETs, respectively.

Authors

Institutions

Publication Details

Journal
IEEE Transactions on Nanotechnology
Published
2025-01-01
DOI
https://doi.org/10.1109/tnano.2025.3605557
Primary Topic
Semiconductor materials and devices
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Oxide-Trapped-Charge-Induced Gate-Diagonal Tunneling Suppression of Gate-Normal Tunnel Field-Effect Transistors

Kyung Min Koo, Woo Young Choi, Jae Seung Woo
IEEE Transactions on Nanotechnology
Semiconductor materials and devices
article

Oxide-Trapped-Charge-Induced Gate-Diagonal Tunneling Suppression of Gate-Normal Tunnel Field-Effect Transistors

Kyung Min Koo, Woo Young Choi, Jae Seung Woo
article en

Abstract

We analyze the suppression of gate-diagonal tunneling by an oxide-trapped charge in gate-normal tunneling field effect transistors (TFETs). It is observed that the gate-diagonal tunneling occurring ahead of gate-normal tunneling can be alleviated by trapping electrons in the gate insulator over the channel region. Oxide-trapped charges can be generated by process technologies or hot carrier injections. Because the trapped electrons screen the gate voltage effectively and weaken the gate controllability over the gate-diagonal tunneling region, the achieved subthreshold swing and on-current are 27-% lower and 2.89x higher than those of conventional gate-normal TFETs, respectively.

IEEE Transactions on NanotechnologyVol. 24
Seoul National University (KR), Sogang University (KR)
Openalex Percentile: Top 78%
Semiconductor materials and devices
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Oxide-Trapped-Charge-Induced Gate-Diagonal Tunneling Suppression of Gate-Normal Tunnel Field-Effect Transistors — Kyung Min Koo, Woo Young Choi, et al. · IEEE Transactions on Nanotechnology (2025) | TGRS Research Map | TGRS